# コ

## **Advanced Micro Devices**

### Am9511A/Am9512 Floating Point Processor Manual

By Steven Cheng

The International Standard of Quality guarantees these electrical AQLs on all parameters over the operating temperature range: 0.1% on MOS RAMs & ROMs; 0.2% on Bipolar Logic & Interface; 0.3% on Linear, LSI Logic & other memories.

© 1981 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.

> 901 Thompson Place, P.O. Box 453, Sunnyvale, California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

> > Printed in U.S.A. 5/81 RMC-615

#### TABLE OF CONTENTS

#### CHAPTER 1 - AN INTRODUCTION TO FLOATING POINT

1.1 What Is a Floating Point Number?

#### 1.2 When Should Floating Point Be Used?

#### CHAPTER 2 - FLOATING POINT FORMATS

- 2.1 Commonly Used Floating Point Bases
- 2.2 Comparisons of the Three Commonly Used Bases
- 2.3 Different Exponent Formats
- 2.4 "Implied 1"

#### CHAPTER 3 - FLOATING POINT ARITHMETIC

- 3.1 Introduction
- 3.2 Floating Point Add and Subtract
- 3.3 Floating Point Multiply
- 3.4 Floating Point Divide

#### CHAPTER 4 - DATA CONVERSION

- 4.1 Introduction
- 4.2 Binary Fixed Point to Floating Point
- 4.3 Floating Point to Binary Fixed Point
- 4.4 Decimal to Binary Floating Point Conversion
- 4.5 Binary to Decimal Floating Point Conversion

#### CHAPTER 5 - SINGLE-CHIP FLOATING POINT PROCESSORS

- 5.1 Introduction
- 5.2 Am9511A Arithmetic Processor
- 5.3 Am9512 Floating Point Processor

#### CHAPTER 6 - SOME INTERFACE EXAMPLES

- 6.1 Introduction
- 6.2 Am9080A to Am9511A Interface
- 6.3 Am9080A to Am9512 Interface
- 6.4 Am8085A to Am9511-1 Interface
- 6.5 Am8085A to Am9512-1 Interface
- 6.6 Z80 to Am9511A Interface
- 6.7 Z80 to Am9512 Interface
- 6.8 MC6800 to Am9511A Interface
- 6.9 MC6800 to Am9512 Interface
- 6.10 AmZ8002 to Am9511A Interface
- 6.11 AmZ8002 to Am9512 Interface

#### CHAPTER 7 - Am9511A INTERFACE METHODS

- 7.1 Introduction
- 7.2 Demand/Wait
- 7.3 Poll Status
- 7.4 Interrupt Driven
- 7.5 DMA Transfer

#### CHAPTER 8 - FLOATING POINT EXECUTION TIMES

- 8.1 Introduction
- 8.2 Floating Point Add/Subtract Execution Times
- 8.3 Floating Point Multiply/Divide Execution Times
- 8.4 Double-Precision Floating Point Execution Times

#### CHAPTER 9 - TRANSCENDENTAL FUNCTIONS OF Am9511A

- 9.1 Introduction
- 9.2 Chebyshev Polynomials
- 9.3 The Function CHEBY and ENTIER
- 9.4 Sine
- 9.5 Cosine
- 9.6 Tangent
- 9.7 Arcsine 9.8 Arccosine
- 9.9 Arctangent
- 9.10 Exponentiation
- 9.11 Natural Logarithm
- 9.12 Logarithm to Base 10 (Common Logarithm)
- 9.13 X to the Power of Y

#### TABLE OF CONTENTS (Cont.)

9.14 Square Root 9.15 Derived Function Error Performance REFERENCES

HEI ERENGES

APPENDIX A. Am9511A DATA SHEET

APPENDIX B. Am9512 DATA SHEET

#### **ILLUSTRATIONS**

#### FIG. TITLE

- 3.1 Floating Point Add/Subtract Flowchart
- 3.2 Floating Point Multiply Flowchart
- 3.3 Floating Point Divide Flowchart
- 4.1 Fix To Float Conversion Flowchart
- 4.2 Float To Fix Conversion Flowchart
- 4.3 Fix To Float/Float To Fix Conversion Subroutines
- 4.4 Decimal To Binary Floating Point Conversion Flowchart
- 4.5 Decimal to Binary Floating Point Conversion Programs
- 4.6 Binary To Decimal Floating Point Conversion Flowchart
- 4.7 Binary To Decimal Floating Point Conversion Programs
- 6.1 Am9080A To Am9511A Interface
- 6.2 Am9080A To Am9512 Interface
- 6.3 Am8085A To Am9511-1 Interface
- 6.4 Am8085A To Am9512-1 Interface
- 6.5 Z80 To Am9511A Interface
- 6.6 Z80 To Am9512 Interface
- 6.7 MC6800 To Am9511A Interface
- 6.8 MC6800 To Am9512 Interface
- 6.9 AmZ8002 To Am9511A Interface
- 6.10 AmZ8002 To Am9512 Interface
- 7.1 Demand/Wait Programming
- 7.2 Status Poll Programming Interface
- 7.3 Interrupt Driven Programming
- 7.4 DMA Interface Programming
- 7.5 High-Performance Configuration
- 9.1 Tangent
- 9.2 e<sup>x</sup>
- 9.3 Natural Logarithm
- 9.4 Square Root
- 9.5 Square Root Computation

#### TABLES

- 8.1 Am9511A vs LLL BASIC Floating Point Add/Subtract Execution Time Comparison
- 8.2 Am9512 vs Intel FPAL LIB Floating Point Add/Subtract Execution Time Comparison
- 8.3 Am9511A vs LLL BASIC Floating Point Multiply/Divide Execution Time Comparison
- 8.4 Am9512 vs Intel FPAL LIB Floating Point Multiply/Divide Execution Time Comparison
- 8.5 Am9512 Double Precision Add/Subtract Execution Times
- 8.6 Am9512 Double Precision Multiply/Divide Execution Times

#### CHAPTER 1 AN INTRODUCTION TO FLOATING POINT

#### 1.1 WHAT IS A FLOATING POINT NUMBER?

The numbers we encounter every day, such as 12, 34.56, 0.0789, etc., are known as fixed point numbers because the decimal point is in a fixed position. Such numbers are fairly closely matched in magnitude and within about ten orders of magnitude from unity. Examples of such numbers are found in bank accounts, unit prices of store items and paychecks.

In scientific applications, the numbers encountered can be very large. Avogadro's number expressed in fixed point notation is approximately 602,250,000,000,000,000,000,000. A scientist may also use Planck's constant which would be approximately 0.000000000000000000006626196 erg sec in fixed point notation. These examples demonstrate the undesirability of writing fixed point notation and why most scientists use the concise floating point notation to represent numbers such as Avogadro's number and Planck's constant.

When a scientist writes the value of Avogadro's number, he writes  $6.0225 \times 10^{23}$ . Similarly he would express Planck's constant as  $6.626196 \times 10^{-27}$  erg sec.

As we can observe, the number  $+6.0225 \times 10^{23}$ , consists of 4 parts:

Sign --

The sign of the number (+ or -). The plus sign is usually assumed when no sign is shown.

Mantissa –

Sometimes also known as the fraction. The mantissa describes the actual number. In the example, the mantissa is 6.0225. Exponent -

Sometimes also known as the characteristic. The exponent describes the order of magnitude of the number. In the example, the exponent is 23.

Base --

Sometimes also known as the radix. The base is the number base in which the exponent is raised. In the example, the base is 10.

The parts of a floating point number can then be represented by the following equation:

$$F = (-1)^S \times M \times B^E$$

where

- F = floating point number
- S = sign of the floating point number, so that S = 0 if the number is positive and S = 1 if the number is negative
- M = mantissa of the floating point number

B = base of the floating point number

E = exponent of the floating point number

#### 1.2 WHEN SHOULD FLOATING POINT BE USED?

Although floating point numbers are useful when numbers of very different magnitude are used, they should not be used indiscriminately. There is an inherent loss of accuracy and increased execution time for floating point computations on most computers. Floating point computation suffers the greatest loss of accuracy when two numbers of closely matched magnitude are subtracted from each other or two numbers of opposite sign but almost equal magnitude are added together. Therefore, the Associative Law in arithmetic

#### A + (B + C) = (A + B) + C

does not always hold true if B is of opposite sign to A and C and very similar in magnitude to either A or C.

In most computers, hardware floating point multiply and divide takes approximately the same amount of execution time as hardware fixed point multiply and divide, but hardware floating point add and subtract usually takes considerably more time then hardware fixed point add and subtract. If the computer lacks floating point hardware, all floating point computations will consume more CPU time than fixed point computations. CHAPTER 2 FLOATING POINT FORMATS

#### 2.1 COMMONLY USED FLOATING POINT BASES

The following three number bases are commonly used in floating point number systems:

1) Binary – The base is 2.

- 2) Binary Code Decimal (BCD) The base is 10.
- Hexadecimal The base is 16.

#### 2.2 COMPARISONS OF THE THREE COMMONLY USED BASES

#### Binary --

The main advantages of the binary floating point format are relative ease of hardware implementation and maximum accuracy for a given number of bits. On the negative side, the conversion of an ASCII (American Standard Code for Information Interchange) decimal string to and from a binary floating number is difficult and time consuming. In commercial applications where input and output are always decimal character strings, the binary floating point numbers will have an inherent rounding error because numbers such as 0.1<sub>10</sub> cannot be represented exactly with a binary floating point number.

#### BCD -

The advantages and disadvantages of the BCD floating point numbers are just the opposite of the binary floating point numbers. BCD floating point is most commonly used in commercial applications where the computations involved are usually simple and input/output is always in the form of decimal ASCII strings.

#### Hexadecimal -

The hexadecimal floating point numbers have similar advantages and disadvantages as the binary floating point when compared with the BCD floating point format. When the same number of bits of exponent and mantissa are used, the hexadecimal floating point gives a considerably larger dynamic range than the binary floating point format. For example, for a 7-bit exponent, the largest positive number that can be represented in the hexadecimal floating point is approximately  $16^{64}$  (approximately 1.16 x 10<sup>77</sup>. The smallest non-zero positive number that can be represented is  $16^{-64}$  (approximately  $8.64 \times 10^{-78}$ ). By comparison, the largest and smallest positive numbers that can be represented in a 7-bit exponent binary system are approximately 1.84 x  $10^{19}$  and 5.42 x  $10^{-20}$  respectively. An advantage of the hexadecimal floating point system over the binary point system is that during normalization and denormalization of the floating point numbers the hexadecimal system requires far fewer shifts compared with the binary system, because the hexadecimal system shifts four places at a time and most binary systems shift only one place at a time. For more sophisticated systems where normalization and denormalization can be done in one operation, this advantage does not exist. Most present-day systems do not fall in this category.

This disadvantage of the hexadecimal system is the loss of precision as compared with the binary system when the number of mantissa bits are the same. Since the three most significant bits could be zero when the first digit of the hexadecimal is a 1, this leads to a loss of 3 bits of accuracy in the worst case. However, assuming uniform distribution of numbers, the average loss of accuracy is only 11/15 bits. The above comparison assumes the binary system does not use an "implied 1" (Section 2.4). The loss of accuracy in a hexadecimal system compared with a binary system using an "implied 1" and same number of bits of mantissa is 4 bits in the worst case and 1 and 11/15 bits on the average.

#### 2.3 DIFFERENT EXPONENT FORMATS

Two types of exponents used in floating point number systems are the biased exponent and the unbiased exponent. An unbiased exponent has a two's complement number. An exponent said to be biased by N (or excess N notation), means that the coded exponent is formed by adding N to the actual exponent in two's complement form. Any overflow generated from the addition is ignored. The result becomes an unsigned number. Most common floating point systems use a biased exponent. Biased exponents are used to simplify floating point hardware. During floating point computations, arithmetic operations such as add and subtract need to be performed on the exponents of the operands. If a biased exponent is used, the arithmetic logic unit (ALU) needs only to perform unsigned arithmetic. If an unbiased exponent is used, the ALU must perform two's complement arithmetic, and overflow conditions are more difficult to detect.

#### 2.4 "IMPLIED 1"

Most floating point numbers must always be presented to the computer in "normalized" form (i.e., the most significant digit of the mantissa is always non-zero, except if the number is zero). For a binary floating point system, this would mean the leading binary bit of the mantissa is always 1 (except when the number is zero). In some floating point number systems, such as Am9512 format, this 1 bit is not represented on input or output to the floating point processor. The extra bit can be used for one more bit of precision or one more bit of exponent range.

#### CHAPTER 3 FLOATING POINT ARITHMETIC

#### 3.1 INTRODUCTION

This chapter describes the basic principles of performing arithmetic with floating point numbers. First, the internal mechanism of floating point is analyzed. The following discussion uses the Am9512 single precision format although the discussion can apply to other formats with only minor modifications. The operands are assumed to be located in a stack. The first operand is called TOS (top of stack) and the second operand is called NOS (next on stack).

#### 3.2 FLOATING POINT ADD AND SUBTRACT

Floating point add and subtract use essentially the same algorithm. The only difference is that floating point subtract changes the sign of the floating point number at top of stack and then performs the floating point add. The following is a step-by-step description of a floating point add algorithm (Figure 3.1):

- a. Unpack TOS and NOS.
- b. The exponent of TOS is compared to the exponent of NOS.
- c. If the exponents are equal, go to step f.
- d. Right-shift the mantissa of the number with the smaller exponent.
- e. Increment the smaller exponent and go to step b.
- f. Set sign of result to sign of larger number.
- g. Set exponent of result to exponent of larger number.
- h. If sign of the two numbers are not equal, go to m.
- i. Add mantissas.
- Right-shift resultant mantissa by 1 and increment exponent of result by 1.



Figure 3.1. Floating Point Add/Subtract Flowchart

- If the most significant bit (MSB) of exponent changes from 1 to 0 as a result of the increment, set overflow status.
- I. Round if necessary and exit.
- m. Subtract smaller mantissa from larger mantissa.
- n. Left-shift mantissa and decrement exponent of result.
- If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status and exit.
- p. If the MSB of the resultant mantissa = 0, go to n.
- q. Round if necessary and exit.

#### 3.3 FLOATING POINT MULTIPLY

Floating point multiply basically involves the addition of the exponents and multiplication of the mantissas. The following is a step-by-step description of a floating point multiplication algorithm (Figure 3.2):

- a. Check if TOS or NOS = 0.
- b. If either TOS or NOS = 0, Set result to 0 and exit.
- c. Unpack TOS and NOS.

- d. Convert EXP (TOS) and EXP (NOS) to unbiased form: EXP (TOS) = EXP (TOS) 127\_{10}
  - $EXP(NOS) = EXP(NOS) 127_{10}$
- e. Add exponents:
  - EXP = EXP (TOS) + EXP (NOS)
- f. If MSB of EXP (TOS) = MSB of EXP (NOS) = 0 and MSB of EXP = 1, then set overflow status and exit.
- g. If MSB of EXP (TOS) = MSB of EXP (NOS) = 1 and MSB of EXP = 0, then set underflow status and exit.
- h. Convert exponent back to biased form:  $EXP = EXP + 127_{10}$
- If sign of TOS = sign of NOS, set sign of result to 0; otherwise, set sign of result to 1.
- j. Multiply mantissas.
- k. If MSB of resultant mantissa = 1, right-shift mantissa by 1 and increment exponent of resultant.
- If MSB of exponent changes from 1 to 0 as a result of the increment, set overflow status.
- m. Round if necessary and exit.



#### Figure 3.2. Floating Point Multiply Flowchart

#### 3.4. FLOATING POINT DIVIDE

The floating point divide basically involves the subtraction of exponents and the division of mantissas. The following is a stepby-step description of a division algorithm (Figure 3.3):

- a. If TOS = 0, set divide exception error and exit.
- b. If NOS = 0, set result to 0 and exit.
- c. Unpack TOS and NOS.
- d. Convert EXP (TOS) and EXP (NOS) to unbiased form: EXP (TOS) = EXP (TOS) -  $127_{10}$ EXP (NOS) = EXP (NOS) -  $127_{10}$
- e. Subtract exponent of TOS from exponent of NOS: EXP = EXP (NOS) - EXP (TOS)
- f. If MSB of EXP (NOS) = 0, MSB of EXP (TOS) = 1, and MSB of EXP = 1, then set overflow status and exit.

- g. If MSB of EXP (NOS) = 1, MSB of EXP (TOS) = 0, and MSB of EXP = 0, then set underflow status and exit.
- h. Add bias to exponent of result:  $\label{eq:exponent} \text{EXP} = \text{EXP} + 127_{10}$
- i. If sign of TOS = sign of NOS, set sign of result to 0, else set sign of result to 1.
- j. Divide mantissa of NOS by mantissa of TOS
- k. If MSB = 0, left-shift mantissa and decrement exponent of resultant, or else go to n.
- I. If MSB of exponent changes from 0 to 1 as a result of the decrement, set underflow status.
- m. Go to k.
- n. Round if necessary and exit.



Figure 3.3. Floating Point Divide Flowchart

#### CHAPTER 4 DATA CONVERSION

#### **4.1 INTRODUCTION**

This chapter describes how to convert fixed point binary integer to floating point, floating point to fixed point binary integer, decimal ASCII (American Standard Code for Information Interchange) string to floating point and floating point to decimal ASCII string. These conversion methods are useful because few real-world inputs and outputs are in floating point format. When human interface is involved, the real-world interface is usually a decimal ASCII string. If the data are collected through some automatic means such as an A/D converter, counters, etc., the input is usually in the form of fixed point binary or BCD integers. In this chapter, the floating point format is assumed to be the Am9512 single precision format.

#### 4.2 BINARY FIXED POINT TO FLOATING POINT

The input to this routine is assumed to be a 32-bit two's complement number and the output is a binary floating point number of Am9512 format. Figure 4.1 shows the flow chart of such a program and Figure 4.2 shows an Am9080A assembly language subroutine that accomplishes this task.

The data format used in the assembly language conversion is as follows:

#### Fixed Point -

Two's complement number that occupies 4 consecutive memory locations with the most significant byte residing in low memory. To address the number, the pointer points to the low address.

#### Floating Point -

Am9512 floating point format that occupies 4 consecutive memory locations. The sign and 7 bits of the exponent resides in the low address. To address the number, the pointer points to the low address.



Figure 4.1. Fix to Float Conversion Flowchart

roc	OBJ	LINE	OURCE STATEMENT	
		1 \$	PAGEWIDTE (80)	MACROFILE
		2; 3; 4;	****	****
		5; 6;		ONVERT FIX TO FLOAT IX POINT FORMATS
		7; 8; 9;	****	*****
		10	NAME CONVT	
		11 ; 12 13 ;	PUBLIC FXTOFL, FL	TO FX
		13, 14 15;	EXTRN QMOVE,QTES	T, QN EG, QL SL, QL SR, QCLR
		16 17;	CSEG PAGE	
		18; 19;	FIX TO FLOAT CON TO CALL THE PROG	
		20;	HL = POINTER TO	THE FIXED POINT NUMBER THE FLOATING POINT NUMBER
		21 ; 22 ;	ACC AND PSW ARE	ALTERED BY THE SUBROUTINE
		23 ; 24 ;		ERS ARE NOT DISTURBED
0000 0001		25 FXTOFL: 26	PUSH D	;SAVE BC REGISTER PAIR ;SAVE DESTINATION POINTER
0002 0003	E5 CD0000 E	27 28		;SAVE SOURCE POINTER ;COPY FIXED PT NO. INTO FLOAT
0006 0007	EB CDØØØØ E	29 3Ø		;PUT FLOAT POINTER IN HL ;TEST IF NO. = 0?
	CA4DØØ C	31 32 ;		;YES - JUMP
		33; 34;	THE NUMBER IS NO	T ZERO, INIT. SIGN AND EXP
	0600 aroc	35	MVI B,Ø	; P REG = SIGN
900r	ØE96	36 37 ;	, , , , , , , , , , , , , , , , , , ,	;C REG = EXPONENT + BIAS
		38 ; 39 ;	TEST IF THE NUMB	
ØØ11 ØØ12		40 41	MOV A,M ORA A	;GET MSE FROM FLOAT ;SET FLAGS
		42 43;	JP FX10	JUMP IF NO. IS POSITIVE
		44 ; 45 ;	THE FIXED POINT NEGATE NUMBER AN	NUMBER IS NEGATIVE ID SET SIGN = 1
0.01.0	ac0a	<b>4</b> 6 ;		;SET SIGN TO 80E
	0680 CD0000 E		MVI B,80H Call Qneg	;NEGATE NUMBER IN FLOAT
		49 ; 50 ;	TEST IF MOST SIG	NIFICANT BYTE OF FLOAT = Ø
ØØ1 B		51 ; 52 FX10:	MOV A,M	GET MSB OF FLOAT
ØØ1C ØØ1D	B7 Ca2Cøø C	53 54	ORA A JZ FX20	;SET FLAGS ;JUMP IF MSB = Ø
	•			-

LOC	OBJ		LINE	SOURCE STATEMENT
			55;	
			56 ; 57 ;	MSB NOT ZERO, RIGHT SHIFT REQUIREDINE C; INC. EXP BY 1CALL QLSR; LOGICAL SHIFT RIGHT OF FLOATMOV A,M; TEST IF MSB = ØORA A; SET FLAGSJNZ FX15; NOT ZERO, SHIFT SOME MOREJMP FX30; ZERO, SHIFT COMPLETE
0020	0C	<b>T</b> 1	58 FX15	INR C ;INC. FXP BY 1
0021	CD0000 7E	E	59 60	CALL QLSR ;LOGICAL SHIFT RIGHT OF FLOAT
0025	B7		61	ORA A ;SET FLAGS
0026	C22000	ç	62 67	JNZ FX15 ;NOT ZERO, SHIFT SOME MORE
0025	COODE		64 ;	JMP FX50 ;ZERU, SHIFT COMPLETE
			65;	MSB = 0, TEST IF LEFT SHIFT REQUIRED
øø2c	54		67 FX2Ø	MCV D,H MOV E,L ;PUT FLOAT POINTER INTO DE INX D ;POINT TO NEXT MSB OF FLOAT
<i>a a</i> <b>5 b</b>	E Th		68	MOV E,L ;PUT FLOAT POINTER INTO DE
0021	13		69 70 TYDE	INX D ; POINT TO NEXT MSB OF FLOAT
0021	1A B7		70 1720	ORA A ISEM RIACS
0031	FA3BØØ	C	72	JM FX30 :DONE IF BIT 23 = 1
0034	ØD		73	DCR C ; DEC. EXP BY 1
0035	CD0000	E	74	CALL QLSL ;LOGICAL LEFT SHIFT OF FLOAT
0038	032100	C	75 76 :	FOV E.L       ; POT FLOAT POINTER INTO DE         INX D       ; POINT TO NEXT MSB OF FLOAT         LDAX D       ; GET NEXT MSB         ORA A       ; SET FLAGS         JM FX30       ; DONE IF BIT 23 = 1         DCR C       ; DEC. EXP BY 1         CALL QLSL       ; LOGICAL LEFT SHIFT OF FLOAT         JMP FX25       ; TRY AGAIN
			77;	SHIFT COMPLETE, MANTISSA FORMED IN FLOATLDAX D;GET NEXT MSB OF FLOATANI 7FH;STRIP OFF HIDDEN "1"STAX D;PUT IT BACK IN MEMORYMOV A,C;GET EXPONENTPRC;ROTATE RIGHTMOV C,A;PUT ROTATED EXP. BACK IN CANI 80H;EXTRACT LSB OF EXPONENTXCHG;PUT NEXT MSB POINTER IN HLORA M;COMBINE MSB OF MANTISSA WITH EL
	1A		79 FX30:	LDAX D ;GET NEXT MSB OF FLOAT
	E67F		8Ø	ANI 7FH ;STRIP OFF HIDDEN "1"
003E	12 79		81	STAX D ; PUT IT BACK IN MEMORY
0001	79 Øf		82 23	MOV A,C ;GET EXPONENT
0041	ØF 4F		84	
ØØ42	E68Ø		85	ANI 80H ; EXTRACT LSB OF EXPONENT
0044			86	XCHG ; PUT NEXT MSB POINTER IN HL
ØØ45	ве		87 P	ORA M ;COMBINE MSB OF MANTISSA WITH E
	77		88 89	MOV M,A
	EB		89	XCHG ; RESTORE POINTERS
0048	79 E67F		90	MOV A,C ;GET ROTATED EXPONENT
	BØ		91	ANI 7FH ; STRIP OF LSB ORA B ; COMBINE EXP WITH SIGN
	77		90 91 92 93	MOVM,AXCHG;RESTORE POINTERSMOVA,C;GETROTATEDANI7FH;STRIPOFORAB;COMBINEEXPMOVM,A;SETMSBMSBOFFLOAT
			94 ; 95 ;	
	_		96 ;	
	E1		97 RETN:	POP H ; RESTORE ALL REGISTERS
004E 004F			98 99	POP D POP B
	C9		100	RET ;RETURN TO CALLER
			101 ;	ADI JADIONA IO OADDEN
			102;	FLOAT TO FIX CONVERSION ROUTINE
			103;	TO CALL THE PROGRAM
			104 ; 105 ;	HL = POINTER TO THE FLOATING POINT NUMBER LE = POINTER TO THE FIXED POINT NUMBER
			106;	ON RETURN
			107;	A REG = $\emptyset$ AND Z FLAG = 1 IF NO ERROR
			108;	A = 1 AND Z FLAG = Ø IF OVERFLOW ERROR

-

Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

LOC	OBJ		LINE	SOURCE STATEMENT	
			109 ; 110 ;	OTHER REGISTERS	ARE NOT DISTURBED
0051	C5 D5		111 FLTOFX:		;SAVE ALL REGISTERS
ØØ52 ØØ53	D5 F5		112	PUSH D PUSH H	
0053	CDØØØØ	E	113 114 115 116	CALL OMOVE	;COPY FLOAT TO FIX
0057	CDØØØØ	Ē	115		;TEST IF INPUT NO. = 0?
ØØ5A	CAA200	С	116	JZ FL40	;RETURN IF INPUT IS ZERO
			117 ; 118 ;	EXTRACT SIGN ANI	D EXPONENT FROM FLOATING PT NO.
			119 ;		
ØØ5D			120	XCHG	HL POINTS TO FIX
005E 005E	7e E68ø		121 122 123 124		;GET MSB ;Extract sign bit
0061	47		123	MOV B.A	SAVE SIGN IN B
0062			124	MOV A,M	GET MSB AGAIN
0063	07		125	RLC	MULTIPLY BY 2
	E6FE		126 127		STRIP OF LSB
0066			127	MOV C,A	; SAVE IN C
ØØ68	23 7 F		128 129	INX H	;POINT TO NEXT MSB ;GET NEXT MSB
ØØ69			130	RLC	MOVE LSB OF EXP INTO CARRY
	D26EØØ	C	131	MOV A,M RLC JNC \$+4 INR C MOV A,M ORI 80H	MOVE LSB OF EXP INTO CARRY
ØØ6D			132	INR C	, SRIP IF NO CARRI ; PROPAGATE CARRY INTO EXP : CFT NEYT MSB
ØØ6E			133 134	MOV A,M	JUDI NEAT HOD
000F 0071	F680		135	MOV M,A	;SET HIDDEN BIT ;RESTORE NEXT MSB
0072			136	DCX H	NOW HL POINTS TO MSB AGAIN
	3600		136 137	MVI M,Ø	;CLEAR MSB
0075	79		138 139	ECX H MVI M,Ø MOV A,C SUI 127	GET BIASED EXPONENT
0076	D67F	0	139	SUI 127 Im 7FRO	; STRIP OFF BIAS ; EXP < $\emptyset$ , RETURN ZERO AS RESULT
0070	FAA7ØØ FE1F	U	140		; CHECK IF EXP $>$ 31
007D	DZADØØ	С	141 142 143		JUMP IF NUMBER IS TOO LARGE
ØØ8Ø	D617		143	SUI 23	;SUBTRACT EXP BY 23
ØØ82	CA9AØØ	С	144 145		;NO SHIFT REQUIRED, CHECK SIGN
ØØ85		^	145	MOV C,A	SAVE SHIFT COUNT
0000	DA9300	C	146 147 ;	JC FL2Ø	;COUNT < Ø, RIGHT SHIFT
				COUNT > Ø, LEFT	SHIFT REQUIRED
			149 ;		
	CDØØØØ	$\mathbf{E}$			;LOGICAL SHIFT LEFT
008C	0D C28900	c	151 152	DCR C JNZ FL1Ø	
	C28900 C39A00		152 153	JMP FL30	
		-	154 ;		
			155;	COUNT $< \emptyset$ , RIGH	T SHIFT REQUIRED
aaas	CDØØØØ	E	156 ; 157 FL20:	CALL OLSE	;LOGICAL SHIFT RIGHT
ØØ95 ØØ96		£	158	INR C	, DOLLAND DALLA RADAL
	C29300	C	159	JNZ FL20	
			160;		
			161;	SHIFT COMPLETE,	CHECK SIGN AND EXIT
ØØ9A	78		162 ; 163 FL30:	MOV A,B	;GET SIGN
			200 1200		,

LOC OBJ LINE SOURCE STATEMENT ;SET FLAGS ØØ9B B7 164 ORA A ; PLUS SIGN, SKIP NEGATION C JP FL40 009C F2A200 165 009F CD0000 Е 166 CALL QNEG ;MINUS SIGN, NEGATE NUMBER 167; 168; CLEAR ERROR FLAG AND RETURN 169; ØØA2 AF 170 FL40: XRA A 00A3 E1 171 POP H ;RESTORE ALL REGISTERS ØØA4 D1 172 POP D POP B ØØA5 C1 173 ØØA6 C9 174 RET 175 ; 176 ; ZERO FIX POINT NUMBER AND RETURN 177 : ØØA7 CDØØØØ 178 ZERO: CALL QCLR **;CLEAR FIX POINT NUMBER** E ØØAA C3A2ØØ С 179 JMP FL40 ; RETURN 180 ; SET OVERFLOW FLAG AND RETURN 181 ; 182 ; ;SET A REG ØØAD 3EØ1 183 OVFL: MVI A,1 ;SET Z FLAG ØØAF B7 184 ORA A ØØBØ C3A3ØØ С 185 JMP FL40+1 ;RESTORE REG. AND RETURN END 186 PUBLIC SYMBOLS FLTOFX C 0051 FXTOFL C 0000 EXTERNAL SYMBOLS OCLR E 0000 OLSL E ØØØØ QLSR E 0000 QMOVE E 0000 QTEST ONEG E 0000 E ØØØØ USER SYMBOLS C ØØ9A FL4Ø C ØØ89 FL2Ø C ØØ93 FL30 C ØØA2 FL1Ø C ØØ1B C ØØ2C FLTOFX C 0051 FX10 FX15 C ØØ2Ø FX2Ø FX25 C ØØ2F FX3Ø C ØØ3B FXTOFL C 0000 OVFL C ØØAD QCLR E 0000 OMOVE E 0000 E ØØØØ QLSL E 2000 QLSR ONEG E ØØØØ OTEST E 0000 RETN C ØØ4D ZERO C ØØA7 ASSEMBLY COMPLETE. NO ERRORS

		1 \$ 2 ; 3 ;	PAGEWIDTH(80) :	
		3;	****	*****
		4 ; 5 ;	QUADRUPLE PREC	ISION SUBROUTINES
		6; 7;	****	* * * * * * * * * * * * * * * * * * * *
		8 ; ç	PUBLIC QMOVE,Q	TEST,QNEG,QLSL,QLSR,QCLR
		1Ø ; 11	CSEG	
		12; 13;	MOVE 4 BYTES P	OINTED TO BY HL
		14 ; 15 ;	TO 4 BYTES POI M(DE) = M(HL)	NTEC BY DE
0000 C5 0001 D5 0002 E5		16 ; 17 QMOVE: 18	PUSH B PUSH D PUSH H	;SAVE ALL REGISTERS
0003 060	4	19 20	MVI B.4	·
0005 7E 0006 12		21 QM1Ø: 22	STAX D	;GET BYTE FROM M(HL) ;STORE BYTE IN M(DE)
0007 23 0008 13		23 24	INX H INX D	;BUMP SOURCE POINTER ;BUMP DESTINATION POINTER
0009 05		25	DCR B	,
000A C20 000D E1	500 C	26 27	JNZ QM1Ø POP H	;UNTIL 4 TIMES ;RESTORE ALL REGISTERS
000F D1		28	POP D	,
000F C1 0010 C9		29 30	POP B RET	
		31 ; 32 ; 33 ;	TEST 4 BYTES P M(HL) = 0?	OINTED TO HL FOR Ø
0011 P5		34 ; 35 QTEST:	PUSH H	;SAVE HL
0011 E5 0012 7E		36 QIESI:	MOV A,M	;GET FIRST BYTE
0013 23 0014 B6		37 38	INX H ORA M	COMBINE WITH 2ND BYTE
ØØ15 23		39	INX H	
ØØ16 B6 ØØ17 23		40 41	ORA M INX H	;COMBINE WITH 3RD BYTE
ØØ18 B6		42	ORA M	;COMBINE WITH 4TH BYTE
0019 E1 001A C9		43 44	FOP H RET	;RESTORE HL
ebin 05		45 ; 46 ;		D PRECISION NUMBER POINTED TO BY H
		L 47;	M(HL) = - M(HL)	.)
ØØ1B C5		48 ;	PUSH B	;SAVE BC
ØØ16 C5 ØØ1C 23		49 QNEG: 50	INX H	;MOVE HL TO LSB
001D 23 001E 23		51 52	INX H INX H	
	4	52 53	MVI B,4	

#### Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

11

ton			
LOC OBJ	LINE	SOURCE STATEM	ENT
0021 B7 0022 3E00 0024 9E 0025 77 0026 2B 0027 05 0028 C22200 0028 23	54 55 QN10 56 57 58 59 C 60 61	ORA A MVI A,Ø SBB M MOV M,A DCX H DCR B JNZ QN1Ø INX H	;CLEAR CARRY ;CLEAR A WITHOUT AFFECTING CARRY ;RESTORE HL
002C C1 002D C9	62 63 64 ; 65 ;	POP B Ret	;RESTORE BC
	66; 67;	M(HL) = LSL(N)	F LEFT 4 BYTES POINTED TO HL M(HL))
002E C5 002F 23 0030 23 0031 23 0032 0604	68 QLSL 69 70 71 72	: FUSH B INX H INX H INX H INX H MVI B,4	;SAVE BC ;MOVE POINTED TO LSB
0034 B7 0035 7E 0036 17 0037 77 0038 2B 0039 05 003A C23500	73	ORA A ORA A 10: MOV A,M RAL MOV M,A DCX H DCR B JNZ QLSL10	;CLEAR CARRY
003D 23 003E C1 003F C9	80 81 82 83 ; 84 ;	INX H POP B RET	;RESTORE HL ;RESTORE BC ? SHIFT OF 4 BYTES POINTED TO BY HL
0848 05	85 ; 86 ;	M(HL) = LSR(N)	1(HL))
0040 C5 0041 E5 0042 0604 0044 B7	87 QLSR 88 89	FUSH H MVI B,4	;SAVE BC ;SAVE HL
0044 B7 0045 7E 0046 1F 0047 77 0048 23	90 91 QLSR 92 93 94	ORA A 10: MOV A,M RAR MOV M,A INX H	;CLEAR CARRY
0049 05 004A C24500 004L E1	95 C 96 97	DCR B JNZ QLSR1Ø POP H	* D D C M A D D . T T
004E C1 004F C9	98 99 100 ;	POP B R <b>et</b>	;RESTORE HL ;RESTORE BC
	101 ; 102 ; 103 ;	$M(HL) = \emptyset$	POINTED TO BY HL
0050 E5 0051 AF 0052 77	104 QCLR: 105 106	FUSH H XRA A MOV M,A	
0053 23 0054 77	107 108	INX H MOV M,A	

#### Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

QNEG C ØØ1B QTEST C ØØ11 EXTERNAL SYMBOLS USER SYMBOLS QCLR C ØØ5Ø QLSL C ØØ2E QLSL1Ø C ØØ35 QLSR C ØØ4Ø QLSR1Ø C ØØ45 QM1Ø C ØØ05 QM0VE C ØØ0Ø QN1Ø C ØØ22	LOC	OI	3J	LINE			SCURCI	E STA	AT I	SMENT			
CLR       C       Ø050       QLSL       C       Ø02E       QLSR       C       Ø040       QMOVE       C       Ø000         QNEG       C       Ø01B       QTEST       C       Ø011       C       Ø040       QMOVE       C       Ø000         EXTERNAL       SYMBOLS       C       Ø050       QLSL       C       Ø02E       QLSL10       C       Ø035       QLSR       C       Ø040         QCLR       C       Ø050       QLSL       C       Ø02E       QLSL10       C       Ø035       QLSR       C       Ø040         QLSR10       C       Ø045       QM10       C       Ø022       QMOVE       C       Ø022       QM10       C       Ø022         QNEG       C       Ø01B       QTEST       C       Ø011       C       Ø022	0056 0057 0058 0059	77 23 77 E1	, , ,	110 111 112 113 114 115			MOV ! INX I MOV ! POP I RET	М,А Н М,А					
USER SYMBOLS QCLR C 0050 QLSL C 002E QLSL10 C 0035 QLSR C 0040 QLSR10 C 0045 QM10 C 0005 QM0VE C 0000 QN10 C 0022 QNEG C 001B QTEST C 0011	FUELIC ÇCLR QNEG	C	0050				QL	SR	C	0040	QMOVE	C	0000
QCIR C 0050 QLSL C 002E QLSL10 C 0035 QLSR C 0040 QLSR10 C 0045 QM10 C 0005 QMOVE C 0000 QN10 C 0022 QNEG C 001B QTEST C 0011	EXTERNA	L	SYMBOLS										
ASSEMBLY COMPLETE, NO EPRORS	QCLR QLSR1Ø	C C	0050 0045	QM1Ø	С	0005							
	ASSEMBI	LY	COMPLET	E, NO	ET	RORS							

Figure 4.2. Float to Fix Conversion Flowchart (Cont.)

The following is a step-by-step description of the algorithm used in the conversion example:

- a. Copy the fixed point number into the location of the floating point number.
- b. Test the floating point number to see if it is zero.
- c. Return to caller if the number is zero.
- d. The sign is defaulted to 0 (plus).
- e. Default the actual exponent to 23. This is the exponent that would be valid if no shift is required, i.e., the most significant 1 is in bit position 23. Since the Am9512 format has a bias of  $127_{10}$  the bias is added to the default value to make the default exponent  $23_{10} + 127_{10} = 150_{10}$ .
- f. If bit 31 in the floating point register = 1, then the input number is a negative number. The number in the floating point register is negated (two's complement negation) and the sign is set to 1.
- g. If bits 24-31 of the floating point register are all zeroes, then

the input number has an exponent less than or equal 23. The program transfers to step j for possible left shifts. Otherwise the program falls through to h.

- h. Bits 24-31 are not all zeroes. This means the magnitude of the fixed point number is greater than 2<sup>23</sup>. The floating point register is right-shifted one place and the exponent is incremented by 1.
- i. Test bits 24-31 again for all zeroes. If they are not all zeroes, repeat step h. If bits 24-31 are all zeroes, shifting is complete and the program transfers to step l.
- j. Bits 24-31 are all zero. If bits 23 = 1, no more shifting is required and the program transfers to step I.
- k. Left-shift floating point register. Decrement exponent by 1 and repeat step j.
- I. Shifting is complete. The exponent is stored into bits 23-30. (The original bit 23, the "hidden 1" is overwritten).
- m. Store the sign into bit 31 of the floating point register.
- n. Return to caller.

#### 4.3 FLOATING POINT TO BINARY FIXED POINT

Figure 4.2 shows the flowchart of a floating point to fixed point conversion flowchart. An Am9080A assembly language subroutine that implements to flowchart is shown in Figure 4.3. The following is a step-by-step description of the algorithm:

- a. Copy the floating point number into the fixed point register.
- b. If the floating number is zero, return to caller.
- c. Unpack the floating point number from the fixed point register by removing the exponent and sign. The exponent (in the unbiased form) and the sign are stored in CPU registers. The "Hidden 1" is restored in the fixed point register.
- d. If exponent is less than 0, zero fixed point register and exit.
- e. If exponent is larger than 31, set overflow flag and exit.
- f. Subtract 23 from exponent to derive the shift count.
- g. If the adjusted exponent is greater than zero, the original

exponent is greater than 23, the program transfers to step j to left shift fixed point register, or else it falls through to step h.

- h. If the exponent = 0, shift is complete and the program transfers to step I.
- i. Right-shift the fixed point number one position and increment the exponent by 1. Repeat step h.
- j. Left-shift the fixed point number by one position and decrement the exponent by 1.
- k. If the exponent is not zero, repeat step j; or else, the program falls through to step I.
- I. Test the original sign of the floating point number. If sign is positive skip step m.
- m. If the sign is negative, negate the number in the fixed point register (two's complement).
- n. Return to caller.



#### Figure 4.3. Fix to Float/Float to Fix Conversion Subroutines

#### 4.4 DECIMAL TO BINARY FLOATING POINT CONVERSION

When a programmer works with binary floating point numbers, it is often necessary to convert decimal numbers into binary floating point notation to enter the desired numbers into the machine. Figure 4.4 shows the flowchart of such a conversion program and Figure 4.5 shows a BASIC program that does the conversion.

The program uses an array A of 32 elements. Each element of the array corresponds to one bit of the floating point number: A(31) is the sign bit, A(30) to A(23) represent the exponent and A(22) to A(0) represent the mantissa. Other variables used are as follows:

- D The decimal number entered from console
- E The exponent of the binary floating point number
- H An index to the hexadecimal string with range 0-15
- H\$ An ASCII string of all hexadecimal characters used for hexadecimal output

- I An integer used for loop index
- J A number used for comparison when unpacking the exponent and the mantissa
- M The mantissa of the binary floating point number

The following equation converts a floating point number from one base to another:

Let E<sub>2</sub> = Exponent of new number

- $M_2 = Mantissa of new number$ 
  - $B_2 = Base of new number$
  - N<sub>1</sub> = Original number

Given  $N_1$  and  $B_2$ , the equations used to solve  $E_2$  and  $M_2$  are:

 $E_2 = INT (LOG (N_1)/LOG (B_2))$  $M_2 = N_1/(B_2 * * E_2)$ 



#### Figure 4.4. Decimal to Binary Floating Point Conversion Flowchart

```
10
     REM
2Ø
     REM
     DIM A(32)
3Ø
     H$ = "0123456789ABCDEF"
PRINT "INPUT DEC
40
5Ø
             INPUT DECIMAL NO. ";
6Ø
     INPUT D
7Ø
     REM
             CLEAR BINARY ARRAY
8Ø
     FOR I = \emptyset TO 31
90
    A(I) = \emptyset
100 NEXT I
110 IF D = 0 THEN 450
120 IF D < \emptyset THEN A(\emptyset) = 1
130 D = ABS(D)
          FIND THE EXPONENT
140 REM
15\emptyset E = INT(LOG(D)/LOG(2)) + 1
160 M = D/2^{\circ}E
170 REM
          FORM BINARY ARRAY FOR EXPONENT
180 IF E < 1 THEN 250
190 J = 128
200 \text{ FOR I} = 1 \text{ TO } 7
210 J = J/2
220 IF E \ge J THEN A(I) = 1 : E = E - J
230 NEXT
          I
240 GOTO 320
250 REM E IS LESS THAN 1
260 A(1) = 1
270 J = - 64
280 FOR I = 2 TO 7
290 J = J/2
300 IF E >= J THEN A(I) = 1 ELSE E = E - J
310 NEXT I
320 REM FORM BINARY ARRAY FOR MANTISSA
330 J = 1
340 \text{ FOR I} = 8 \text{ TO } 31
350 J = J/2
360 IF M >= J THEN A(I) = 1 : M = M - J
370 NEXT I
380 REM
         FORM HEXADECIMAL NUMBER AND OUTPUT IT
39\emptyset FOR I = \emptyset TO 31 STEP 4
400 E = 8*A(I) + 4*A(I+1) + 2*A(I+2) + A(I+3)
410 PRINT MID$(H$,H+1,1);
420 NEXT I
430 PRINT
440 GOTO 50
450 PRINT "00000000"
460 GOTO 50
```

a) Decimal String to Am9511A Floating Point Format

#### Figure 4.5. Decimal to Binary Floating Point Conversion Programs

10 REM 2Ø REM 3Ø REM 40 REM DEFINT A, I,H 5Ø DIM A(32) 6Ø 70 H\$ = 0123456789ABCDEF" 8Ø REM 90 REM CLEAR BINARY ARRAY A(@) TO A(31) 100 REM 110 FOR I = 0 TO 31 120 A(I) = 0130 NEXT I 140 REM 150 REM INPUT A DECIMAL NUMBER FROM CONSOLE 160 REM 170 PRINT "ENTER DECIMAL NUMBER"; D 18Ø INPUT 190 REM 200 REM CHECK IF INPUT NUMBER IS ZERO 210 REM 220 IF D <> 0 THEN 280 230 PRINT "00000000" 240 GOTO 180 250 REM 260 REM INPUT IS NOT ZERO, CHECK IF IT IS NEGATIVE 270 REM 280 IF D < 0 THEN A(31) = 1 : D = -D290 REM 300 REM FIND THE UNBIASED EXPONENT 310 REM  $32\emptyset = INT(LOG(D)/LOG(2))$ 330 REM FIND THE MANTISSA 340 REM 350 REM  $360 M = D/2^{E}$ 370 REM 380 RIM FIND THE BIASED EXPONENT 390 REM 400 E = E + 127410 REM FORM BINARY ARRAY FOR EXPONENT 420 REM 430 REM 440 J = 256450 FOR I = 30 TO 23 STEP - 1 460 J = J/2470 IF E >= J THEN A(I) = 1 : E = E - J 480 NEXT I 490 REM 500 REM FORM BINARY ARRAY FOR MANTISSA 51Ø REM 520 M = M - 1 : REM STRIP OFF "HIDDEN 1" 530 J = 1540 FOR I = 22 TO 0 STEP -1550 J = J/2560 IF  $M \ge J$  THEN A(I) = 1 : M = M - J570 NEXT I 580 REM 590 REM FORM HEXADECIMAL NUMBER AND OUPUT TO CONSOLE 600 REM 610 FOR I = 31 TO 0 STEP -4620 H = 8\*A(I) + 4\*A(I-1) + 2\*A(I-2) + A(I-3)630 PRINT MID\$ (H\$, H+1, 1); 640 NEXT I 650 GOTO 110

b) Decimal String to Am9512 Floating Point Format

Figure 4.5. Decimal to Binary Floating Point Conversion Programs (Cont.)

10 REM 2Ø REM 30 REM 40 REM 5Ø DEFINT H,I,S : DIM H(8) 6Ø REM 7Ø REM INPUT BINARY FLOATING POINT IN HEXADECIMAL 8Ø REM INPUT "ENTER AN & DIGIT HEXADECIMAL NUMBER"; HS 9Ø 100 REM UNPACK HEXADECIMAL NUMBER INTO A BINARY ARRAY 110 REM 120 REM 130 FOR I = 0 TO 7140 C\$ = MID\$(H\$, I+1, 1) $150 H(I) = ASC(C_{5})$ 160 IF (H(I) < 48 OR H(I) > 70) THEN 530 170 IF (H(I) > 57 AND H(I) < 65) THEN 530 180 H(I) = H(I) - 48190 IF H(I) > 9 THEN H(I) = H(I) - 7200 NEXT I 210 REM 220 REM FIND THE SIGN OF THE NUMBER 230 REM  $240 \ S = 0$ 250 IF  $H(\emptyset) > 7$  THEN S = 1 260 REM FIND THE EXPONENT OF THE NUMBER 270 REM 280 REM 290 E =  $32*(H(\emptyset) \text{ AND } 7) + 2*H(1) + (H(2) \text{ AND } 8)/8 + 127$ 300 REM 310 REM FIND THE MANTISSA OF THE NUMBER 320 REM 330 H(2) = H(2) AND 7340 M = 1350 FOR I = 2 TO 7  $360 M = M + H(I)/2^{(3+4*(I-2))}$ 370 NEXT I 380 REM 390 REM FIND THE NUMBER BY COMBINING EXPONENT & MANTISSA 400 REM  $410 N = (2^{E}) * M$ 420 REM CHECK SIGN TO SEE IF NEGATION REQUIRED 430 REM 440 REM 450 IF S = 1 THEN N = -N460 REM 470 REM OUTPUT DECIMAL NUMBER 480 REM 490 PRINT N : GOTO 90 500 REM ILLEGAL INPUT DETECTED, ABORT 510 REM 520 REM 530 PRINT "INPUT ERROR, UNKNOWN CHARACTER "; C\$; "'" : GOTO 90

b) Hexadecimal Floating Point

.

#### Figure 4.5. Binary to Decimal Floating Point Conversion Program

10 REM 20 REM REM 30 DEFINT A,I 40 DEFDBL B-H.J-Z 5Ø 6Ø DIM A(64)0123456789ABCDEF" 70H\$ = INPUT 'ENTER DECIMAL NUMBER";D 8Ø 90 REM CLEAR BINARY ARRAY 100 FOR I = 0 TO 63 $11\emptyset A(I) = \emptyset$ 120 NEXT I 130 IF D = 0 THEN 540 140 IF  $D < \emptyset$  THEN  $A(\emptyset) = 1$ 150 D = ABS(D)160 REM FIND THE UNBAISED EXPONENT 170 = INT(LOG(D)/LOG(2))180 REM USE ITERATIVE LOOP TO FIND 2 E BECAUSE 190 REM EXPONENTIATION IS NOT EXACT  $T = 2^{2}E$ 200 T = 1210 IF E = 0 THEN 320220 IF E > 0 THEN 280 230 REM THE EXPONENT IS NEGATIVE 240 FOR I = -1 TO E STEP -1250 T = T/2260 NEXT I 270 GOTO 320 280 FOR I = 1 TO E 290 T = 2\*T300 NEXT I FIND THE MANTISSA AND BIASED EXPONENT 310 REM 320 M = D/T330 E = E + 1023340 REM FORM BINARY ARRAY FOR EXPONENT 350 J = 2048360 FOR I = 1 TO 11370 J = J/2380 IF E >= J THEN A(I) = 1 : E = E - J 390 NEXT I FORM BINARY ARRAY FOR MANTISSA 400 REM 410 M = M - 1#420 J = 1430 FOR I = 12 TO 63440 J = J/2450 IF  $M \ge J$  THEN A(I) = 1 : M = M - J460 NEXT I 470 REM FORM HEXADECIMAL NUMBER AND OUTPUT IT 480 FOR I = 0 TO 63 STIP 4 450 H = 8\*A(I) + 4\*A(I+1) + 2\*A(I+2) + A(I+3)500 PRINT MID\$(H\$, H+1,1); 510 NEXT I 520 PRINT 530 GOTO 80 540 PRINT "0000000000000000" 550 GOTO 80

c) Decimal String to Am9512 Floating Point – Double Precision Format

#### Figure 4.5. Decimal to Binary Floating Point Conversion Programs (Cont.)

```
10
     REM
2Ø
    REM
3Ø
    DEFDBL A-G,K-Z
     DEFINT I,J
35
    DIM C(16)
INPUT "INPUT 16 DIGIT HEXADECIMAL NUMBER "; H$
40
5Ø
          UNPACK HEXADECIMAL NUMBER INT A BINARY ARRAY
60
     REM
    FOR I = \emptyset TO 15
C$ = MID$(H$,I+1,1)
C(I) = ASC(C$) - 48
7Ø
8Ø
90
100 IF C(I) < 0 THEN 290
110 IF C(I) > 10 THEN C(I) = C(I) - 7
120 IF C(I) > 15 THEN 290
130 NEXT I
140 REM FIND SIGN OF NUMBER
150 S = 0
160 IF C(\emptyset) > 7 THEN S = 1
170 REM FIND EXPONENT OF NUMBER
180 \mathbb{E} = 256*(C(0) \text{ AND } 7) + 16*C(1) + C(2) - 1023
190 REM FIND MANTISSA OF NUMBER
200 C(2) = C(2) AND 7
210 M = 1
220 FOR I = 3 TO 15
230 M = M + C(I)/2^{(4*(I-2))}
240 NEXT I
250 N = (2^E) * M
260 IF S = 1 THEN N = -N
270 PRINT N
280 GOTO 50
290 PRINT "INPUT ERROR"
300 GOTC 50
```

c) Double Precision Decimal Number

#### Figure 4.5. Binary to Decimal Floating Point Conversion Program (Cont.)

#### 4.5 BINARY TO DECIMAL FLOATING POINT CONVERSION

In order to read the value of a binary floating point number stored in a computer, it is often useful to convert it to a decimal number so a person can visualize the number. The conversion from binary to decimal is somewhat simpler than from decimal to binary. The following is an algorithm to convert a binary number into a decimal number:

- Unpack the binary floating point number into sign (S), una. biased exponent (E) and mantissa (M).
- Obtain the decimal value of the exponent using an integer b. binary to decimal conversion routine.
- C. Obtain the decimal value of the mantissa using a fractional binary to decimal conversion routine.
- d. Obtain the decimal value using

(-1)S x 2E x M

The flowchart in Fig. 4.6 and the basic program in Fig. 4.7 illustrate an example of such a conversion. The following is a description of the variables used in the basic program:

C\$ A single ASCII character used during unpacking of the input string.

Е - The exponent of the binary floating point number.

- H(0)-H(7) Each element of the array represents the value of each hexadecimal ASCII character entered. That is, each element has the value 0 to 15.
- H\$ - The input string, which should be an 8-digit hexadecimal number. Characters entered after the eighth character are ignored. Т
- An integer used for loop index. Μ
  - The mantissa of the binary floating point number.
  - The decimal floating point number.



Ν

Figure 4.6. Binary to Decimal Floating Point Conversion Flowchart

```
10
    REM
20
    REM
3Ø
    REM
    DIM C(8)
40
5Ø
             INPUT 8 DIGIT HEXADECIMAL NUMBER: ";
    PRINT
6Ø
    INPUT ES
70
          UNPACK HEXADECIMAL NUMBER INTO BINARY ARRAY
    REM
80
    FOR I = \emptyset TO 7
50 C$ = MID$(H$,I+1,1)
100 REM CHECK IF INPUT IS ZERO
110 IF H$ <> "00000000" THEN 140
120 PRINT "0"
130 GOTO 50
140 C(I) = ASC(C_{5}) - 48
150 IF C(I) < 0 THEN 370
160 IF C(I) > 10 THEN C(I) = C(I) - 7
170 IF C(I) > 15 THEN 370
180 NEXT I
190 REM CHECK IF INPUT IS NORMALIZED
200 IF (C(2) AND 8) > 0 THEN 230
            'INPUT NOT NORMALIZED FLOATING POINT NO."
210 PRINT
220 GOTO 50
230 REM FIND SIGN OF NUMBER
240 \ S = 0
250 IF C(0) > 7 THEN S = 1
260 REM
          FIND EXPONENT OF NUMBER
270 E = 16*(C(0) AND 7) + C(1)
280 REM FIND MANTISSA OF NUMBER
290 M = 0
300 \text{ FOR I} = 2 \text{ TO } 7
310 M = M + C(I)/2(4*(I-1))
320 NEXT I
330 \text{ N} = (2^{\text{E}}) * \text{M}
340 IF S = 1 THEN N = -N
350 PRINT N
360 GOTO 50
370 PRINT "INPUT ERROR"
380 GOTO 50
```

#### CHAPTER 5 SINGLE-CHIP FLOATING POINT PROCESSORS

#### 5.1 INTRODUCTION

Until recently, floating point computation has been implemented either in software or in hardware with MSI/SSI (medium-scale integration/small-scale integration) devices. The former method involves considerable programming effort and the resulting product is usually very slow. It also consumes valuable main memory space for the floating point routines. The latter method involves using hundreds of ICs, which requires considerable development effort, and the resulting product is expensive to manufacture and requires considerable power and space. With the advent of LSI (large-scale integration) technology in recent years, it becomes possible to put a complete hardware floating point processor into a single IC.

The advantages of the single-chip LSI floating point processor compared to previous hardware implementation are as follows:

#### Low development cost -

The cost of developing an interface to a single-chip floating point processor should be less than 10 percent of the cost of developing a complete hardware floating point processor.

#### Low production cost --

The cost of producing and testing of hardware floating point boards is at least several hundred dollars whereas the cost of a single-chip processor is only a small fraction of that cost.

#### Improved reliability -

Most electronic failures occur at the interface level. By combining all the logic inside a single device, the number of connections in the system is drastically reduced. Hence reliability is increased.

#### Less power consumption -

The single-chip processor typically draws less than 5 percent of the power of an MSI/SSI implementation.

#### Less space -

The single-chip processor usually fits on the same board as the CPU, thus requiring one or two fewer boards than the MSI/SSI solution.

#### Get product to market sooner -

Due to less effort required both for development and production, using single-chip processors will shorten the design cycle of a new product.

The advantages of the single-chip LSI floating point processor over software floating point computation methods are:

#### Enhanced execution speed -

Hardware floating point processors typically execute floating point arithmetic five to 50 times faster than software. If the floating point processor allows concurrent CPU execution, the overall throughput is even further enhanced for applications where the CPU can do other meaningful tasks during a floating point computation.

#### Low development cost -

The cost of developing a comprehensive software floating point package often involves many manmonths of programming effort. With a hardware processor, programming is drastically reduced because the floating point computation algorithm is precoded inside the hardware processor.

#### Less main memory required -

Since the floating point processors contain the computation algorithm on chip (often in microcode), it could save a few thousand bytes of main memory. This should be important in applications where CPU has limited addressing space.

#### Improved portability -

With the advent of new microprocessors in rapid frequency, software often must be rewritten when upgrading from one CPU to another. When using the hardware processors, rewriting the floating point routines is eliminated.

The first LSI single-chip floating processors available commercially were introduced by Advanced Micro Devices. AMD introduced the Am9511 Arithmetic Processor unit in 1977 and the Am9512 Floating Point Processor unit in 1979.

#### 5.2 Am9511A ARITHMETIC PROCESSOR

This pioneer single-chip arithmetic processor interfaces with most popular 8-bit microprocessors such as Am9080A, Am8085, MC6800 by Motorola and Z80 by Zilog. It can also be used for 16-bit microprocessors such as AmZ8000,\* but its performance with such 16-bit microprocessors is somewhat hindered by its 8-bit external data bus.

Although the external interface is only 8 bits wide, the Am9511A internally is a 16-bit microprogrammed, stack-oriented floating point machine. It includes not only floating point operations but fixed point as well. In addition to the basic add, subtract, multiply and divide operations, transcendental derived functions are also included. A data sheet of Am9511A is included in Appendix A.

#### 5.3 Am9512 FLOATING POINT PROCESSOR

The Am9512 is a follow-up to the Am9511A. Although the hardware interface between the two chips is similar, the data formats are different.

The Am9512 supports two data types: 32-bit binary floating point and 64-bit binary floating point. The formats adopted are compatible with one of the proposed IEEE formats. Unlike the Am9511A, the Am9512 does not have any of the derived transcendental functions. A description of the Am9512 is included in Appendix B.

#### CHAPTER 6 SOME INTERFACE EXAMPLES

#### 6.1 INTRODUCTION

This chapter describes examples of interfacing some of the popular microprocessors to the Am9511A and Am9512 singlechip floating point processors. The examples given are for conceptual illustration only, minor timing details may need to be modified for systems running at nonstandard clock rates.

#### 6.2 Am9080A TO Am9511A INTERFACE

Figure 6.1 illustrates a sample interface for an Am9080A 8-bit microprocessor to an Am9511A. The system controller that interfaces to the Am9511A is an Am8238 and not an Am8228 because the IOW (or MEMW) from the Am8228 will appear too late to put the Am9080A into the WAIT state. This could cause possible overwriting of Am9511A internal registers.

In the example illustrated, the CS input comes from an address comparator Am25LS2521 (8-bit comparator). Note that the chip select decoder must not be strobed with IOR or IOW, because doing so will cause CS to go LOW after IOR or IOW went LOW. The Am9511A chip select to read or write time has a minimum setup time of 0. Strobing the chip select decoder will cause the setup time to be negative and cause the Am9511A to malfunction.

Note that the Am9511 CS (but not the Am9511A) requires a high-to-low transition for every read or write cycle. This means that the address decode should be as explicit as possible to guarantee a low-to-high transition on the address decode. In Fig. 6.1, only low-order address locations are used and an Am9080A program cannot form a read/write loop in 2 bytes; a transition on the address comparator is guaranteed. If using 4-bit comparator instead of 7-bit comparator, the program could form a read/write loop in 16 bytes. If the loop memory address always coincides with the Am9511 I/O address, there will not be a transition on the comparator output and the Am9511 will not function properly. Although the Am9080A duplicates the I/O address on A8-A15, these address lines should not be used for Am9511 address decode because if the program is executing in a region where the upper 7 bits of address match the Am9511 I/O port number, no chip-select transition may occur.

The example shows an interrupt driven interface. At the end of every Am9511A operation, the END signal goes LOW. This causes the Am9080A to go into an interrupt-acknowledge sequence. Since the INTA on the Am8238 is pulled to +12V through a 1K resistor, the data bus is pulled to all 1's during the interruptacknowledge cycle. This generates an RST 7 instruction to the



Figure 6.1. Am9080A to Am9511A Interface

Am9080A. The Am9080A stores the current program counter on the stack and jumps to location 38H to execute the interrupt handling routine. By pulling the EACK HIGH, the END output will stay LOW until the first read/write operation is performed on the Am9511A, thus clearing the interrupt request.

#### 6.3 Am9080A TO Am9512 INTERFACE

Figure 6.2 illustrates an example of interfacing the Am9512 to the AM9080A. The principal timing difference between the Am9511A and the Am9512 is that the PAUSE follows RD or WR in the AM9511A whereas the PAUSE follows CS in the Am9512.

Two additional gates (74LS08 and 74LS32) are inserted in the PAUSE to RDYIN line. Otherwise, during a memory cycle in which the memory address bits 1 to 7 match the I/O address of the Am9512, the PAUSE will go LOW. Since there will be no IOR or IOW in that cycle to reset the PAUSE, the system will be deadlocked. The additional gates allow the PAUSE to pass through only if the current cycle is an I/O cycle. Strobing the chip select decoder with IOR or IOW will not work because that will create a negative chip select to RD or WR setup time, which is not permitted with the Am9512. Other considerations about the chip-select decoding are the same as discussed in Section 6.2.

The 74LS32 gate shown at the top of Figure 6.2 allows either END or ERR to interrupt to CPU. The CPU can read the status register of the Am9512 to determine the source of the interrupt.

#### 6.4 Am8085A to Am9511-1 INTERFACE

In a typical Am8085A system, the system clock rate is 3MHz. The Am9511-1 is selected because the Am9511-1 has as a maximum clock rate of 3 MHz. The Am8085A has an earlier ready setup window compared with the Am9080A. If the PAUSE signal is connected directly to the READY input to the Am8085A, the ready line will be pulled down too late for the Am8085A to go into the WAIT state. The 74LS74 is used for forcing one WAIT state when the Am9511-1 is accessed. After the first WAIT state, the 74LS74 Q output is reset to HIGH and the PAUSE of the Am9511-1 controls any additional wait states if necessary. The chip-select decoder is strobed with IO/M signal to prevent Am9511-1 responding to memory accesses when bits 9 to 15 of the memory address.

#### 6.5 Am8085A TO Am9512-1 INTERFACE

The Am9512 is designed specifically to interface to Am8085A. The interface is straightforward and no additional logic is required. The Am9512-1 is used instead of Am9512 because the typical Am8085A system runs at 3 MHz.

The ERR output and END output are connected to separate interrupt inputs so that the CPU can identify the souce of interrupt without reading the status register of the Am9512-1.

Since the chip-select decoder is strobed with the IO/M signal, a transition is guaranteed with each I/O operation without the concern of insufficient address decode as in the Am9080A to Am9511A or Am9512 interfaces.



Figure 6.2. Am9080A to Am9512 Interface



Figure 6.3. Am8085A to Am9511-1 Interface



Figure 6.4. Am8085A to Am9512-1 Interface

#### 6.6 Z80 TO Am9511A INTERFACE

Figure 6.5 illustrates a programmed I/O interface technique for Am9511A with a Z80 CPU.

The Chip Select (CS) signal is a decode of Z80 address lines A1-A7. This assigns the Am9511A to two consecutive addresses, an even (Data) address, and the next higher odd (Command) address. Selection between the Data (even) and the Command/ Status (odd) ports is by the least significant address bit A0.

The IORQ (Input/Output Request) from the Z80 is an enable input to the Am25LS139 decoder. The WR and RD from the Z80 are the two inputs to the decoder. The outputs Y1 and Y2 are tied to WR and RD of the Am9511A. The PAUSE output of the Am9511 is connected to WAIT line of Z80. The Am9511A outputs a LOW on PAUSE 150ns (max) after RD or WR has become active. The PAUSE remains LOW for 3.5 TCY + 50ns (min) for data read and is LOW for 1.5 TCY + 50ns (min) for status read from Am9511A where TCY is the clock period at which Am9511A is running. Therefore, Z80 will insert one to two extra WAIT states. The Am9511A PAUSE output responds to a data read, data write, or command write request received while the Am9511A is still occupied (executing a previous command) by pulling the PAUSE output LOW. Since PAUSE and WAIT are tied together, as soon as Z80 tries to interfere with APU execution. Z80 enters the WAIT state.

#### 6.7 Z80 TO Am9512 INTERFACE

The Am9512 interface to Z80 (Fig. 6.6) requires two more gates than the Am9511A interface to Z80. An inverter is added to the interrupt request line because the sense of the END/ERR signals

are different. The 74LS32 is added in the wait line because the Am9512 PAUSE will go LOW whenever chip select on the Am9512 goes LOW. In Fig. 6.6 the chip-select input can go LOW during second or third cycles of an instruction when the memory address matches the Am9512 I/O addressed. If the 74LS32 OR-gate is omitted, the WAIT input on the Z80 will go LOW and the system will be deadlocked. Strobing the chip-select decoder will not work because this would cause a negative chip select to RD or WR time on the Am9512.

The chip select decoder in this example is strobed with M1. This accomplishes a dual purpose. It not only guarantees a chip select transition on every I/O cycle, it also prevents the chip select to go LOW during an interrupt acknowledge cycle. This is vital because IORQ is also LOW during that cycle. Without the M1 strobe, CS might go LOW and cause PAUSE to go LOW which will again cause the system to deadlock.

#### 6.8 MC6800 TO Am9511A INTERFACE

Figure 6.7 shows interface of a Motorola MC6800 microprocessor to an Am9511A. The MC6800 has no explicit I/O instructions. All I/O devices are treated as memory locations. Therefore the chip-select input of the Am9511A is derived from a decode of address lines  $A_1$  to  $A_{15}$ . The decoder is strobed by VMA (Valid Memory Address) to produce a glitch-free output. The C/D input of the Am9511A is connected directly to the  $A_0$  of the MC6800 so that the even address selects the data port and odd address selects the status or command port. The RD and WR inputs to the R/W signals.



#### Figure 6.5. Z80 to Am9511A Interface



Figure 6.6. Z80 to Am9512 Interface



Figure 6.7. MC6800 to Am9511A Interface

The Am9511A has a relatively long read access time. To read the Am9511A data or status registers, the RD pulse to the Am9511A must be stretched and the clock to the Am9511A clock must keep running because the read access time is a function of the propagation delay and the number of clock cycles. The MC6871A clock driver chip provides a perfect solution to the problem. It has a memory ready input to stretch the 0<sub>2</sub> HIGH time and a 2XFC free-running clock output that is not affected by memory ready input. The standard MC6800 uses a 1MHz clock so that 2XFC is at 2MHz, which is the ideal frequency for an Am9511A. When a CS to the Am9511A is decoded, the Am26S02 one-shot is triggered to pull the memory ready line LOW for approximately 500ns. This allows the PAUSE output to take control of the memory ready. The one-shot is necessary because PAUSE will not go LOW soon enough to stretch out 0<sub>2</sub> in the current cycle.

Since the MC6800 is a dynamic device and the clock input must not be stopped for more than 5 microseconds, the programmer must not perform operations other than a status read while a current command is still in progress. This avoids producing a PAUSE output longer than 5 microseconds. The programmer should check the status register to verify that the Am9511A is not busy before performing any operation other than a status read.

#### 6.9 MC6800 TO Am9512 INTERFACE

The MC6800 interface to Am9512 (Fig. 6.8) is somewhat simpler than the MC6800 to Am9511A interface. All the discussions in Section 6.8 also apply to this section except for the one-shot.

Since the PAUSE output from the Am9512 follows the CS instead of RD or WR, the memory ready signal can be directly driven by the PAUSE output. The only other addition is the inverter between the END output of the Am9512 to the IRQ input.

The software considerations concerning the possibility of excessive PAUSE time discussed in the previous section also apply to the Am9512 interface.

#### 6.10 AmZ8002 TO Am9511A INTERFACE

The Am9511A can also be interfaced to a 16-bit microprocessor such as the Am28002. Since the data bus of the Am9511A is only 8 bits wide, the operations performed must be byte-oriented.

The RD and WR inputs to the Am9511A can be obtained by demultiplexing the data strobe (DS) output of the AmZ8002. The data bus of the Am9511A can be connected to either the upper 8 bits or the lower 8 bits of the AmZ8002 data bus. If the Am9511A data bus is connected to the upper 8 bits (Fig. 6.9), the I/O address of the Am9511A is always even. If the Am9511A data bus is connected to the low 8 bits, the I/O address is always odd. The chip select is derived from a decode of A<sub>2</sub> to A<sub>15</sub>. A<sub>1</sub> is used to select between data/status during READ and data/ command during WRITE.

Due to the long READ access time of the Am9511A, the AmZ8002 must be put in a WAIT state for each READ access to the Am9511A. If the PAUSE output of the Am9511A is connected directly to the WAIT input of the AmZ8002, the PAUSE output will



Figure 6.8. MC6800 to Am9512 Interface



Figure 6.9. AmZ8002 to Am9511A Interface

arrive too late to put the AmZ8002 into the WAIT state. The Am25LS195A 4-bit shift register is used to solve this problem. During each address strobe, the  $Q_D$  output will be forced LOW if chip select to the Am9511A is present. The  $Q_D$  will remain LOW for two clock periods. If PAUSE is LOW during this period, the WAIT line will remain LOW because the Am25LS195A is held at the reset state. After the PAUSE returns to high the  $Q_D$  output will go HIGH after two clocks and the AmZ8002 can proceed with the current operation. An alternative method of handling the PAUSE line is use a one shot as in Fig. 6.7.

#### 6.11 AmZ8002 TO Am9512 INTERFACE

The AmZ8002 to Am9512 interface is similar to the AmZ8002 to Am9511A interface, except the PAUSE output of the Am9512 can be connected directly to the WAIT input of the AmZ8002. This is because the PAUSE output of the Am9512 follows the chip select instead of RD or WR and the AmZ8002 has sufficient time to go into the WAIT state. Figure 6.10 illustrates interfacing the Am9512 with the AmZ8002.



#### CHAPTER 7 Am9511A INTERFACE METHODS

#### 7.1 INTRODUCTION

Interfacing the Am9080A to the Am9511A can be accomplished in one of the following ways:

- 1. Demand/wait
- 2. Poll status
- 3. Interrupt driven
- 4. DMA transfer

The various tradeoffs of these methods are discussed below. Although only the Am9080A and Am9511A are used as an example, the principle applies to any of the processors discussed in Chapter 6.

#### 7.2 DEMAND/WAIT

This interface is the simplest both in terms hardware and software. The connection is shown in Fig. 6.1, except that the interrupt input to the Am9080A need not be connected to the END output of the Am9511A. When this interface is used, the programmer can regard the Am9511A as always ready for READ and WRITE operations. If the Am9511A is not ready, the PAUSE will go LOW to put Am9080A in the WAIT state. When the Am9511A has completed the current operation, the PAUSE will go HIGH and the suspended READ and WRITE will proceed. Figure 7.1 shows an example of a program that loads the data into the Am9511A, executes a command and retrieves the data from the Am9511A.

The drawback of this method is that concurrent processing by the CPU is not allowed, and the CPU also cannot respond to other interrupts or DMA requests in the system while it is in the WAIT state. In systems where above considerations are not important, this would be the preferred method. This interface is not applicable to MC6800 systems because the clock of the MC6800 may not be stretched beyond 5 microseconds.

#### 7.3 POLL STATUS

The hardware interface of this method is the same as demand/ wait. The software (Fig. 7.2) is slightly more complicated. When the CPU wants to READ or WRITE to the Am9511A, the status register is first read. If the most significant bit is a 1, the Am9511A is executing a command. The CPU should refrain from performing any operation on the Am9511A except loop back for another status read. When the MSB of the status is a 0, the Am9511 has finished executing the command and the program can fall through to perform a READ or WRITE to the Am9511A.

This method does not allow the CPU to perform useful concurrent tasks, but it does allow the CPU to respond to interrupts and DMA requests when it is in the status poll loop.

#### 7.4 INTERRUPT DRIVEN

The hardware configuration of the interrupt driven method is shown in Fig. 6.1. The CPU would first load the APU data stack and then issue a command. During the command execution, the CPU would be able to perform other useful tasks in the system. When the Am9511A has finished the command, the END output goes LOW to issue an interrupt request. When the interrupt request is acknowledged by the CPU, the CPU executes a routine to fetch from the Am9511A data stack and, if necessary, load up the data stack and issue another command.

This method is most suitable for real-time multitasking systems because concurrent execution of the CPU and APU is allowed. Figure 7.3 shows an example interrupt handler for Am9511A.

#### 7.5 DMA TRANSFER

If ultimate system performance is required, the Am9511A data stack can be loaded and unloaded by a DMA controller such as the Am9517. To achieve maximum throughput, two channels of the Am9517 DMA controller are used in the configuration shown. Channel 2 is used to load the Am9511A and channel 3 is used to unload the Am9511 result into the main memory. For real-time interrupt driven systems, an interrupt controller such as the Am9519A should also be used. Figure 7.4 shows the connection diagram of such a system.

The following is the initializing sequence required only after power up or system reset:

- 1. The Command Register
  - Bit 0 = Don't care (applies to memory to transfer option)
  - Bit 1 = Don't care (applies to memory option)
  - Bit 3 = 0, Enable DMA controller
  - Bit 4 = 0, Normal timing
  - Bit 5 = 1, Extended write
  - Bit 6 = 0, DREQ active HIGH
  - Bit 7 = 0, DACK active LOW
- 2. The mode register of channel 2:
- Read mode, auto initialize, address decrement, block mode 3. The mode register of channel 3:
- Write mode, auto initialize, address increment, block mode 4. The word count register of channel 2:
- Initialized to a count of 8 5. The word count register of channel 3:
- Initialized to a count of 4
- 6. Mask register:

Channels 2 and 3 cleared

The word count registers may need to be modified later if the word count desired is not the default value.

The following is a sequence of operations required for each Am9511A operation:

- 1. The operand address is written to the base address register of channel 2 of the Am9517.
- If the word count of the operand is different from the previous operation, the new word count is written to channel 2 of the Am9517.
- 3. The address of the result is written to the channel 3 base address register.
- 4. A software request is sent to channel 2.
- 5. The CPU performs other tasks.
- 6. An interrupt is received from channel 2 end of operation signal.
- The CPU writes the command word into the command register with MSB of the command word set to 1 to indicate DMA service required at end of operation.
- 8. The CPU is free to perform other tasks.
- 9. An interrupt is received from channel 3 end of operation signal. The result is now is the desired location in main memory.

The above method offers maximum concurrent operation of an Am9080A and Am9511A system. If Am9511 or Am9512 is used instead of Am9511A, the mode of transfer of the Am9517 must be in single transfer mode to obtain a transition at the chip select input of the Am9511 or Am9512.

LOC OBJ	LINE	SOURCE STATEMENT
	1 \$	FAGEWIDTH(80) MACROFILE NOOBJECT
	2;	******
	4 ; 5 ;	PROGRAMS FOR CHAPTER 7 OF
	6; 7;	FLOATING POINT TUTORIAL
	8; 9;	********
	10 11 ;	NAME CHAP?
	12; 13; 14;	AM9511A ARITHMETIC PROCESSING UNIT I/O PORT ASSIGNMENT
ØØCØ	15 APUDR	EQU ØCØH ;AM9511A DATA PORT
ØØC1 ØØC1	16 APU R 17 APUCR	
	18 ; 19 ; 20 ;	AM9517A MULTIMODE DMA CONTROLLER I/O PORT ASSIGNMENT
ØØBØ	21 ; 22 DMAC	EQU ØBØH ;AM9517A BASE ADDRESS
00B4		EQU DMAC+4 ; CHANNEL 2 ADDRESS EQU DMAC+5 ; CHANNEL 2 BYTE COUNT
ØØB5	24 CH2CNT	EQU DMAC+5 ; CHANNEL 2 BYTE COUNT
ØØB6 ØØD7	25 CH3ADR	EQU DMAC+6 ;CHANNEL 3 ADDRESS EQU DMAC+7 ;CHANNEL 3 BYTE COUNT
00b7 00b8	20 CHOUNT 27 CMD17	EQU DMAC+8 ; COMMAND REGISTER
ØØB9	28 REQ17	FOU DMAC+9 : REQUEST REGISTER
ØØBB	29 MOD17	EQU DMAC+ØBE ;MODE REGISTER EQU DMAC+ØDE ;MASTER CLEAR
ØØBD ØØBF	30 CLR17 31 MSK17	EQU DMAC+ØDH ;MASTER CLEAR EQU DMAC+ØFH ;MASK REGISTER
OUDI	32 ;	EQU DING UTH MINDA REGISTER
	33 ; 34 ; 35 ;	AM9519 UNIVERSAL INTERRUPT CONTROLLER I/O PORT ASSIGNMENT
ØØC2	36 UICDR	
0003	37 UIC R	EQU UICDR+1 ;AM9519 STATUS PORT
0003	38 UICCR 39 ;	EQU UICSR ;AM9519 COMMAND PORT
	40 41 ;	CSEG
	42; 43; 44;	PROGRAM EXAMPLE FOR DEMAND WAIT INTERFACE ***** FIGURE 7.1 *****
	45; 46;	TO CALL THE FOLLOWING PROGRAM, ON ENTRY:
	47 ; 48 ;	HL = POINTER TO THE FIRST OPERAND (NOS) DE = POINTER TO THE SECOND OPERAND (TOS)
	49;	BC = POINTER TO THE RESULT
	50	A = THE 2 OPERAND OPCODE
	51 ; 52 ;	ON RETURN:
	53 ;	A = THE STATUS REGISTER OF AM9511A
	54 ;	ALL POINTERS ARE DESTROYED

#### Figure 7.1. Demand/Wait Programming
LOC	OBJ	LI	NE	SOURCE STATEMEN	T
0000 0001 0002 0005	F5 Ø1Ø3ØØ		57 58 59 50 ; 51 ;	DAD B	;SAVE RESULT POINTER ;SAVE OPCODE ;MOVE SOURCE POINTER TO LSB 1 ONTO APU DATA STACK
0008 0009 000B 000C	D3CØ 2B	6 6 6 6 0 0	55 56 57 58	MVI B,4 MOV A.M	; INIT LOOP1 COUNTER ; FETCH A PYTE FROM OPER 1 ; PUSH ONTO APU DATA STACK ; DEC. BYTE POINTER ; DEC. LOOP COUNTER
0010 0011 001 <b>4</b>	010300	7 7 7 7	59; 20 21 22 23; 24;	XCHG LXI B,3 DAD B	;PUT OPERAND 2 POINTER IN HL ;MOVE POINTER TO LSB
001A 001B	7E D3CØ 2B	7 7 7 7 8 0 8	5 7 7 8 9 9	MVI B,4 MOV A,M	PONTO APU DATA STACK FETCH A BYTE FROM OPER 2 FPUSH ONTO APU DATA STACK DEC. BYTE POINTER FDEC. LOOP COUNTER
001F 0020		8 8 8 8 8 8	3 ; 4 ; 5 6 7 ; 8 ;	POP PSW Cut Apucr READ DATA FROM	OMPLETE, WRITE COMMAND ;RETRIEVE COMMAND OPCODE ;WRITE TO APU COMMAND PORT STACK OT READY, THE PAUSE
0027 0028 0029	1E04 DBC0 02 03	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	Ø; 1; 2; 3 4 5 DLOOP3: 6 7 8	SIGNAL WILL PUT	AM9080A INTO THE TIL THE DATA IS READY ;RETRIEVE RESUIT POINTER ;INIT LOOP3 COUNTER ;READ APU STACK ;STORE RESULT IN MEMORY
ØØ2D 3 ØØ2F		10 10 10 10 10	Ø; 1; 2; 3 4	RETURN STATUS I IN APUSR RET FJECT	NA

LOC	OBJ	LINE	SOU	JRCE STATEMEN	T
		106 ; 107 ; 108 ;	ST	JBROUTINE FOR **** F	POLL STATUS INTERFACE IGURE 7.2 *****
0030 0031	F5	110 P 111	POLL: PU PU	JSH B JSH PSW	IGURE 7.2 ***** ;SAVE RESULT POINTER ;SAVE OPCODE ;MOVE POINTER TO LSB 14 IS BEADY TO ACCEPT DATA
	Ø10300 Ø9	112 113 114 ;	D	AD B	;MOVE POINTER TO LSB
		110,	01	THOR IF AUSSI	IN ID MEMPI IO MOODII DAIM
ØØ36	DBC1	117 C	HK1: II	N APUSR	FREAD APU STATUS SET CPU FLAGS LOOP BACK IF NOT READY
0038	17 113600	118		(A A 4 ሮቹኛ1	JET GPU FLAGS TOOD BACK IR NOT READY
0009	FACOUR	120 :	JI	' URI	LOOF DACK IF NOT READT
		161 )	11	TE RUSSIIK IS	READ IF FREEN THROUGH
ØØ3C	Ø6Ø4	123	M	VI B,4	; INIT LOOP1 COUNTER
ØØ3E	7E	124 P	LOOP1: MO	DV A,M	;FETCH FROM OPERAND 1
003F	D3CØ	125	01	UT APUDR	; PUSH ONTO APU DATA STACK ; DEC. BYTE POINTER
0041	2B	126	D	CX H	; DEC. BYTE POINTER
0042	05	127	D	CR B	;DEC. LOOP COUNTER
0043	C23E00	C 128	ال	NZ PLOOPI	
0046	T D	129,		CHU	;PUT OPERAND 2 POINTER IN HL
0010	610300	131	Ľ	VI B 3	JICI OIBRAND 2 IOINIDA IN HD
0044	09	132	Ē	AD B	MOVE POINTER TO LSB
0011	00	133;			
		134 ; 135 ;	P	USH OPERAND #	; INIT LOOP1 COUNTER ; FETCH FROM OPERAND 1 ; PUSH ONTC APU DATA STACK ; DEC. BYTE POINTER ; DEC. LOOP COUNTER ; PUT OPERAND 2 POINTER IN HL ; MOVE POINTER TO LSB 2 ONTO APU DATA STACK
ØØ4B	Ø6Ø4	136	M	VI B,4	;INIT LOOP2 COUNTER
ØØ4D	7E	137 P	PLOOP2: M	OV A,M	;FETCH FROM OPERAND 2
004E	D3CØ	138	0	UT APUDR	; PUSH ONTO APU DATA STACK
ØØ5Ø	2B	139	D	CX H	;DEC. BYTE POINTER
0051	Ø5	140	D	CR B	; DEC. LOOP COUNTER
0052	C24D00	C 141	J.	NZ PLOOP2	
		142 ; 143 ;	0	PERANDS LOADE	; INIT LOOP2 COUNTER ; FETCH FROM OPERAND 2 ; PUSH ONTO APU DATA STACK ; DEC. BYTE POINTER ; DEC. LOOP COUNTER D, WRITE COMMAND
0055	F1	144 )	, Þ	עס מט	PRARIEVE OPCODE
	D3C1	146	C	UT APHCR	WRITE COMMAND TO APU
00000	DOOT	147 :	:	of Aloon	ywarie oonaand io are
		148; 149;			;RETRIEVE OPCODE ;WRITE COMMAND TO APU POINTER AND LOOP3 COUNTER
ØØ58	C1	150	, P	OP B VI E,4	;RETRIEVE RESULT POINTER
ØØ59	1EØ4	151	M	VI E,4	; INIT LOOP3 COUNTER
		152 ;	;		
		153 ; 154 ;	K W.	AIT UNTIL AM9	511A FINISH EXECUTION
ØØ5B	DBC1	155 0		N APUSR	;READ APU STATUS PORT
ØØ51		156		RA A	;SET STATUS FLAGS
	FA5BØØ	C 157	-	M CHK2	; LOOP BACK IF NOT READY
0061	F5	158		USH PSW	; SAVE APU STATUS
		159;			
		160 ;	, Т	HE AM9511A HA	S FINISHED EXECUTION

Figure 7.2. Status Poll Programming Interface

LOC	OBJ	LINE	SOURCE STATEMENT	
		161 ; 162 ;	READ RES	ULT
ØØ62 ØØ64 ØØ65	Ø2	163 PLOOP3: 164 165	IN APUDR STAX B INX B	READ APU DATA STACK STORE RESULT IN MEMORY INC. MEMORY POINTER
0066 0067	1D C26200 C	166 167 168 ;	DCR E JNZ PLOOP3	;DEC. LOOP COUNTER
		169 ; 170 ;	EXECUTION COMPLE	ETE, RESTORE STATUS IN A
006A 006B		171 172 173 \$	POP PSW RET Eject	;RESTORE APU STATUS

# Figure 7.2. Status Poll Programming Interface (Cont.)

LOC	OBJ	LINE	:	SOURCE STATEMENT	
		174 175 176 177	;;;;	**** F	INTERRUPT DRIVEN INTERFACE IGURE 7.3 ****
		178 179	;		T HANDLER IN RST 7 LOCATION
ØØ38		18Ø 181 182		ASEG ORG 38H	
0038 0039 003A	C5		RST7:	PUSH PSW PUSH B PUSH H	;SAVE ALL REGISTERS USED
	0604 210000	186 D 187 188		MVI B,4 LHID RSTPTR	;INIT LOOP COUNTER ;FETCH RESULT POINTER
0040 0042 0043 0044 0045	77 23	190 191 192 193		MOV M,A INX H	;READ RESULT FROM APU ;STORE IT IN MEMORY ;BUMP MEMORY POINTER ;DEC. LOOP COUNTER
		194 195 196	;	DONE, SET DONE	FLAG AND RESTORE REGISTERS
	C1 F1	199 200 201 202		MVI A,1 STA DONE POP H POP B POP PSW RET	
		203 204 205 206	; ;		OAD APU STACK AND SEND IAND WORD
		207 208 209 210 211	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	DE =	E: POINTER TO MSB OF 8 BYTES OF OPERAND POINTER TO 4 BYTES OF RESULT EXECUTION OPCODE
		212 213 214 215	;		REGISTER ARE NOT AFFECTED, IE FLAG CLEARED.
		216 217	-	CSEG	
006C 006D 006E	D5	218 219 220	LOAD:	PUSH D	;SAVE OPERAND POINTER ;SAVE RESULT POINTER ;SAVE OPCODE
ØØ6F ØØ72	11 <i>0</i> 8 <i>00</i> 19	221 222 223 224		LXI D,8 DAD D	;OPER. OFFSET, E = LOOP2 CTR ;MOVE OPERAND POINTER TO LSB
		225 226	;	CHECK AM9511A S	STATUS
0073 0075	DBC1 B7		LLOOP1:	IN APUSR ORA A	;READ AM9511 STATUS REG. ;TEST FOR BUSY

LOC	OBJ	L	INE	2	SOURCE STATEM	IENT
ØØ76	FA7300	-	229 23Ø	;	JM LLOOP1	;WAIT UNTIL NOT BUSY
			231 232		LOAD AM9511	STACK
0079	2B		233	LLOOP2:	DCX H	;DEC. OPERAND POINTER
ØØ7A	7E		234		MOV A, M	FETCH 1 BYTE OF OPERAND
007B	D3CØ		235		CUT APUDR	
007D	1 D		236		DCR E	;DEC. LOOP COUNTER
007 E	C279ØØ	С	237		JNZ LLOOP2	
			238	;		
0081	F1		239		POP PSW	;GET OPCODE
ØØ82	D3C1		240		OUT APUCR	WRITE TO APU COMMAND REG.
ØØ84	210200	D	241		LXI H,DONE	
0087	3600		242		MVI M,Ø	CLEAR DONE FLAG
ØØ89	E1		243		POP H	GET RESULT POINTER
ØØ8A	220000	D	244		SHLD RSTPTR	
ØØ8D	EB		245		XCHG	RESTORE DE REG. PAIR
ØØ8 E	E1		246		РРН	RESTORE HL
ØØ8F	C9		247		RET	,
			248	;		
,			249	;	RAM AREA	
			250	;		
			251		DSEG	
			252	;		
0000			253	RSTPTR:	DS 2	;RESULT POINTER
0002				DONE:	DS 1	; DONE FLAG. 1 = DONE
			255	\$	ÉJECT	,

# Figure 7.3. Interrupt Driven Programming (Cont.)

۰.

-

ISIS-II 8080/8085	MACRO ASSEM	BLER, V3.Ø	CHAP7	PAGE	?
LOC OBJ	LINE	SOURCE STATEN	1ENT		
	256 ; 257 ; 258 ; 259 ; 260 ; 261 ;	AM95178	MANCE INTERFA AND AM9519 SURE 7.4 ****		
	262 ; 263 ; 264 ;	CALLING SEQU			
	265 ; 266 ; 267 ; 268 ;		IS REQUIRED ( INDS ASSUMED IND ASSUMED 1	TO BE 8	BYTES AND
	269 ; 270 ;	ON RETURNED:	NO REGISTI	ER AFFECT	ED
0090 F5 0091 D3ED 0093 3E20 0095 D3E8 0097 3EBA 0099 D3EB	271 INIT1 272 273 274 275 276			CLEAR DMMAND WO TO COMMAN	D REG. WORD
009B 3E97 009D D3BB 009F 3E08 00A1 D3B5 00A3 AF	277 278 279 280 281	MVI A,100101 CUT MOD17 MVI A,8 OUT CH2CNT XRA A	.11B ;LOAD CH ;INIT CH ;LOAD CH	I 3 MODE IANNEL 3 I 2 BYTE	WORD MODE
00A4 D3B5 00A6 3E04 00A8 D3B7 00AA AF 00AB D3B7	282 283 284 285 286	CUT CH2CNT MVI A,4 CUT CH3CNT XRA A OUT CH3CNT	; LOAD CE ; INIT CE	I 3 BYTE I 3 LOW B	BYTE COUNT Count YTE Count BYTE COUNT
00AD 3E03 00AF D3PF 00B1 F1 00B2 C9	287 288 289 290	MVI A,000000 OUT MSK17 POP PSW RET	11B ;LOAD M	SK REGIS	TER PATTERN
	291 ; 292 ; 293 ; 294 ;	CALLING SEQU	O INITIALIZI JENCE: AL = STARTINO		OF WRITE
	295 ; 296 ; 297 ; 298 ;	I	COMMAND E = STARTIN	SUBROUTI ADDRESS IG SUBROU	NE OF SET TINE
00b3 F3 00b4 F5 00b5 AF	299 ;	9: DI PUSH PSW XRA A	-	E ALL CPU	INTERRUPTS
00B6 D3C3 00B8 3E88 00BA D3C3 00BC 3EC0	303 304 305 306	OUT UICCR MVI A,100010 OUT UICCR	SOFTWAI 900B ;MODE WO ;SET MO- 900B ;SELECT	RD FOR M -M4	10-M4
00BE D3C3 00C0 3E03 00C2 D3C2	307 308 309	OUT UICCR MVI A,000000 OUT UICDR	11B ;SELECT	CH Ø & 1	FOR AUTO CLR
ØØC4 3EBØ	310	MVI A,101100	WB ;SELECT	MASK REG	ISTER

# Figure 7.4. DMA Interface Programming

ISIS-II	8080/8085	MACRO	ASSEMBLER,	¥3.0	CHAP7	PAGE	8
FOC	OBJ	LINE	sou	RCE STATEMENT			
0008	D3C3 3EFC	311 312 313	MV	T UICCR I A,11111100B	;CLR CH	0&1	MASK REG.
ØØCC	D3C2 3EFØ D3C3	313 314 315	MV	T UICDR I A,11110000B T UICCR	;SEL CH	ØFOR	3 BYTES
ØØDØ	3ECD D3C2	316 317	MV		;9080A ´	CALL	OPCODE
00D4 00D5	7B D3C2	318 319	OU	V A,E T UICDR	;GET CH	Ø LOW	ADDRESS
	D3C2	32Ø 321	OU	T UÍCDR	;GET CH		
ØØDC	3EF1 D3C3	322 323	០ប	I A,11110001B I UICCR			
ØØEØ		324 325	0 <b>U</b> '	TUICDR	;9080A '		
00E2 00E3 00E5	D3C2	326 327 328	OU	V A,L T UICDR V A.H	;GET.CH ;GET CH		
ØØI6	D3C2 3EA1	329 330	OU'	T UICDR I A,10100001B			ADDRE55
ØØEA ØØEC	D3C3 F1	331 332	OU' FO	T UICCR	RESTORE		
ØØED ØØEE	K B	333 334	EI RE	T	;ENABLE	CPU IN	TERRUPTS
		335 336 337 338	; SU ; 8	BROUTINE TO PI BYTES OF OPERI LLING SEQUENCI	ANDS AND		
		339 340	; 0	ENTRY: HL = DE =	A DDRESS ADDRESS		
		341 342 343	; ON	A = RETURN: ALL	OPCODE REGISTER	S ARE	NOT AFFECTED
ØØFØ	F5 320300 D	344 345	EXEC: PU ST	SH PSW A OPCODE	;SAVE OP ;INIT OP		TORAGE
	320400 D		ST.	A A A DONE2	;CLEAR D	ONE FL	AG
00F7 00F8 00FA	D3B4	348 349 35Ø	OU	V A,L T CH2ADR V A,H	;INIT CH	2 LOW	ADDR
	D3B4	351 352		T CH2ADR V A.E	;INIT CH	2 HIG	H ADDR
00FE 0100	D3B6 7A	353 354	CU MO	T CH3ADR V A,D	;INIT CH		
Ø1Ø3		355 356	MV	I A,00000110B			
Ø105 Ø107 Ø108	F1	357 358 359 360	PO RE	T REQ17 P PSW T	; SOFTWAR ; RESTORE		TO CH 2
		361 362 363 364	; IN ;	TERRUPT HANDL TO AM9511A WI LOADI		7A HAS	FINISHED
0109	F5		INTR1: PU	SH PSW	;SAVE PS	W	

# Figure 7.4. DMA Interface Programming (Cont.)

ISIS-I	8080/8085	MACRO ASSEMI	BLER, V3.0	CHAP7	PAGE	9
LOC	OBJ	LINE	SOURCE STATEMEN	ΓI		
010A 010D 010F 0110 0111	F1 FB	366 367 368 369 370 371 ;	LDA OPCODE OUT APUCR POP PSW EI RET	; RESTOR	TO COMMAN E PSW	ND REGISTER
Ø112	FS	372 ; 373 ; 374 ; 375 INTR2:	INTERRUPT HANI TO INDICATE	OPERATION	IS COMPI	
-	3EØ1	375 INTR2:	PUSH PSW MVI A.1	;SAVE P	5₩	
0118 0119 011A	F1 FB	377 378 379 380 381 ; 382 ; 383 ; 383 ; 383 ; 384 385 ;	STA DONE2 Pop PSW EI Ret Ram Area DSEG	;SET DO ;RESTORI ;RE-ENA	E PSW	NTERRUPTS
0003 0004		386 OPCODI 387 DONE2: 388 ; 389		;APU OP ;DONE F	CODE SAVI LAG	C AREA

.....

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

CH2CNT A	00001 0085 0058 0008 0008 0002 0090 0090 0073		D C	00B6 00BD 0017 0004	APUSR CH3CNT CMD17 DLOOP3 EXEC INTR1 LOAD PLOOP1 REQ17	A C C C	 CH2ADR CHK1 DEMAND DMAC ILOOP1 INTR2 MOD17 PLOOP2 RST7	Ā	ØØ36 ØØØØ
PLOOP3 C RSTPTR D	0062 0000	POLL UICCR	Č A		REQ17 UICDR	Ă	 	Å Å	0038 00C3

ASSEMBLY COMPLETE, NO ERRORS

# Figure 7.4. DMA Interface Programming (Cont.)



Figure 7.5. High-Performance Configuration

## CHAPTER 8 FLOATING POINT EXECUTION TIMES

#### 8.1 INTRODUCTION

This chapter offers some numerical values of comparing execution times between Am9511A, Am9512 and their software counterparts. The software packages selected are the Intel FPAL LIB<sup>(R)</sup> floating point library and the Lawrence Livermore Laboratory BASIC (LLL BASIC). These two software packages are selected because the Intel format is the same as the Am9512 single precision format and the LLL BASIC format is the same as the Am9511A floating point format. This should offer a reasonably comprehensive comparison.

In the execution-time cycles tables, the cycles given for the Am9511A and Am9512 are from the issue of the command to the completion of the command execution. The times for loading and unloading the operands are not included because these times depend on external hardware and also depend on whether the calculation is a chain calculation. Similarly, the software cycles are counted from the "Call" instruction to the "Ret" instruction of the floating point package. Operand setup time is also not counted.

The measurement is conducted on an Inte! MDS 800<sup>(R)</sup> system with an Advanced Micro Computers 95/6011 APU board and 95/6012 FPU board. The host is a 2-MHz 8080A. The clock for the 95/6011 or 95/6012 board is derived from the 9.8304-MHz bus clock divided by five to achieve a frequency of 1.96608 MHz. Because the main memory of the MDS 800 is dynamic, there is approximately  $\pm 0.5\%$  uncertainty of software timing measurements. Because the bus clock is asynchronous to the CPU clock and the internal clock of the Am9511A and Am9512 is a two-phase clock derived from the single phase bus clock, there is a  $\pm 2$ -clock uncertainty in the hardware measurements.

# 8.2 FLOATING POINT ADD/SUBTRACT EXECUTION TIMES

Floating point add and subtract usually share the same routine. Floating point subtract is merely a change of sign of the subtrahend and is performed as floating point add. For the sake of discussion in this chapter, we assume the two operands are of like signs. If the operands are different signs, the discussion about addition will apply to subtraction and vice versa.

The execution time of floating point addition is mostly dependent on exponent alignment time of the two operands, maximum of one shift would be required for post-normalization. If the addend and the augend have the same exponent, no exponent alignment time is required. If the magnitude of the addend and the augend are fairly close, only a few alignment shifts are required. If the addend and augend are very different, the number of required shifts is large, hence longer execution time.

The execution time of floating point subtraction not only has the same exponent alignment time as in the floating point addition, it also has a post-normalization time. Like floating point addition, the execution time lengthens as the magnitude of the minuend diverges from the magnitude of the subtrahend. Unlike the floating point add routine, the execution time also lengthens as the subtrahend approaches the value of the minuend. This is due to the number of left shifts required to produce a normalized result.

Table 8.1 shows the cycle times of Am9511A and LLL BASIC floating point add and subtract routines. Table 8.2 shows the cycle time of Am9512 and Intel floating point library execution times. The software execution times given have been normalized for a 2-MHz 8080A.

# 8.3 FLOATING POINT MULTIPLY/DIVIDE EXECUTION TIMES

Unlike floating point add or subtract, the execution times of floating point multiply or divide falls within a relatively narrow range and is not dependent on the relative magnitudes of the operands. Most multiplication algorithms use a shift and add method. For such algorithms, the execution time dependency is mainly on the number of 1's in the multiplier. The number of 1's in the multiplicand would not affect the execution time. The division execution time dependency is more complicated because of the number of division algorithms in use. In general, there is no simple way to predict the division execution time of a particular pair of operands (Tables 8.3 and 8.4).

#### 8.4 DOUBLE-PRECISION FLOATING POINT EXECUTION TIMES

The Am9512 supports a double-precision (64-bit) floating point format. No known 64-bit floating point library routines are available at this time. Some sample execution times are given. The operands are selected over a representative range to give a comprehensive average (Tables 8.5 and 8.6).

OPER	AND #1	OPER	AND #2	<b>A</b> M95	511	LLLB.	ASIC
DEC.	HEX.	DEC.	HEX.	FADD	FSUB	FADD	FSUB
5	Ø3 <b>A</b> 00000	.0006	769D4951	214	228	3395	3884
5	03 <b>a</b> 00000	.006	79C49BA4	179	192	3000	3506
5	@3 <b>A</b> 0@@@@	.06	7CF5C28E	143	156	2608	3 <b>08</b> 8
5	Ø3AØØØØØ	.6	Ø <b>¢9999</b> 999	95	108	2100	2578
5	Ø3AØØØØØ	6	03C00000	57	91	1826	2105
5	03 <b>1</b> 00000	60	Ø6F0Ø000	116	120	2362	2281
5	Ø3 <b>1</b> 00000	600	ØA96ØØØØ	153	169	2540	2805
5	03A00000	6000	ØDBB8000	189	204	2945	3186
123	Ø7F6ØØØØ	456	09F40000	103	108	2215	2137
.123	7DFBE76C	<b>45</b> 6	09E40000	213	227	3220	3467
123	07F60000	.456	7FE978D4	154	169	2748	3241
12345	ØECØE4ØØ	67890	11849900	106	1 31	2030	2460
1.3579	Ø1ADCFAA	24680	ØFCØDØØØ	238	253	3469	3727
.000012	70C9539A	340000	13A60400	344	347	4783	5025
234	08EA0000	-678	84498000	118	96	2695	1920
-1.234	819DF3B6	12345	ØECØE4ØØ	238	229	3890	3367
			<b>TOBAT</b>	2660	20.00	45 87 6	
			TOTAL	2660	2828	45736	48777
			AV ERAGE	166.2	176.8	2858.5	3048.6

TABLE 8.1. Am9511A vs LLL BASIC FLOATING POINT ADD/SUBTRACT EXECUTION TIME COMPARISON

TABLE 8.2. Am9512 vs INTEL FPAL LIB FLOATING POINT ADD/SUBTRACT EXECUTION TIME COMPARISON

OPERAND #1		OPER	AND #2	AM95	12	FPAL.LIB		
DEC.	HEX.	DEC.	HEX.	SADD	SSUB	FADD	FSUB	
5	40100000	.0006	3A1D4952	254	275	2351	2568	
5	40A 00000	.006	3BC49BA6	229	217	1914	2152	
5	40100000	.06	3D75028F	171	178	2506	2724	
5	40A 00000	.6	3F19999A	98	119	1954	2178	
5	40100300	6	40000000	1 58	89	1430	1734	
5	40 <b>1</b> 00000	60	42700000	128	123	2002	2165	
5	4Ø <b>.</b> 00000	600	44160000	169	177	2455	2712	
5	40A00000	6000	45BB8000	212	219	1866	2159	
123	42F60000	456	43E40000	114	109	1844	2036	
.123	3DFBE76D	<b>45</b> 6	43E40000	264	283	2145	2424	
123	42F60000	.456	3EE978D4	192	183	1651	1878	
12345	4640E400	67890	47849900	114	140	1889	2279	
1.3579	3FADCFAB	24680	46CØDØØØ	300	309	2435	2715	
.000012	3749539B	340000	48A60400	475	477	1953	2231	
234	43640000	-678	C4298000	124	101	2155	1911	
-1.234	BF9DF3B6	12345	4640E400	284	297	2564	2284	
			TOTAL	3186	3296	33114	36150	
			AVERAGE	199.1	206.0	2069.6	2259.4	

TABLE 8.3. Am9511A vs LLL BASIC FLOATING POINT MULTIPLY/DIVIDE EXECUTION TIME COMPARISON

OPER	AND #1	OPERA	AND #2	AM95	11	LLLBASIC	
DEC.	HEX.	DEC.	HEX.	FMUL	FDIV	FMUL	FDIV
5	03A00000	.0006	769D4951	174	157	8451	13013
5	Ø3 <b>A</b> 00000	.006	79C49BA4	174	178	8441	12856
5	Ø3A00000	.ø6	7CF5C28E	149	177	8264	12867
5	Ø3AØØØØØ	.6	ØØ9999999	174	1 57	8407	13302
5	03 <b>a</b> 00000	6	Ø3CØØØØØ	173	178	8423	12835
5	03100000	60	06F00000	148	179	8218	12892
5	03100000	600	ØA96ØØØØ	173	155	8415	12214
5	Ø3 <b>A ØØØØØ</b> Ø	6000	ØDBB8000	175	179	8437	13020
123	07F60000	<b>45</b> 6	Ø9E40000	148	156	8939	12713
.123	7DFBE76C	456	Ø9E40000	148	157	10948	13373
123	07F60000	.456	7FE978D4	149	155	8965	12878
12345	ØECØE4ØØ	67890	11849900	173	157	9163	14305
1.3579	Ø1ADC FAA	24680	ØFCØDØØØ	147	179	10591	13149
.000012	70C9539A	340000	13160400	149	1 57	10018	13395
234	08EA0000	-678	84498000	148	156	8781	13509
-1.234	819DF3B6	12345	ØECØE4ØØ	175	178	10971	12952
			TOTAL	2577	2655	145432	209273
			AV ER AG E	161.1	165.	9 9089.	5 13079.6

46

•

1

TABLE 8.4. Am9512 vs INTEL FPAL LIB FLOATING POINT MULTIPLY/DIVIDE EXECUTION TIME COMPARISON

OPERAND #1		OPERAND #2		AM 9512		FPAL.LIB	
DEC.	HEX.	DEC.	HEX.	SMUL	SDIV	FMUL	FDIV
5	40100000	.0006	3A1D4952	234	250	3206	7757
5	40100000	.006	3PC49BA6	256	235	3252	7905
5	40100000	.06	3D75C28F	198	247	3088	7975
5	40100000	.6	3F19999A	234	248	3245	7708
5	40100000	6	40000000	22Ø	232	3052	7955
5	40100000	60	42700000	200	246	2897	7999
5	40100000	600	44160000	220	248	3072	7799
5	40 <b>1</b> 00000	6000	45BE8000	220	246	3137	7853
123	42F60000	456	<b>4</b> 3E40000	201	248	2903	7820
.123	3DFBE76D	456	43E40000	199	243	3087	7834
123	42F60000	.456	3EE978D4	219	236	3072	7822
12345	464ØE4ØØ	67890	47849900	242	249	3124	<b>75</b> 85
1.3579	3FADC FAB	24680	46CØDØØØ	253	240	3139	7854
.000012	3749539B	340000	48460400	219	228	3131	7776
234	43610000	-678	C4298000	201	234	2925	7721
-1.234	BF9DF3B6	12345	4640E400	223	227	3314	7852
			TOTAL	3539	3857	49644 1	25215
			AVERAGE	221.2	241.1	3102.8	7825.9

47

×.,

TABLE 8.5. Am9512 DOUBLE PRECISION ADD/SUBTRACT EXECUTION TIMES	s
-----------------------------------------------------------------	---

OPERAND #2

OPERAND #1

DEC.	HEX.	DEC.	HEX.	DADD	DSUB
5	4014000000000000	.0006	3F43A92A30553261	1273	1310
5	4014000000000000	.006	3F789374BC6A7EF9	1174	1211
5	40140000000000000	.06	3FAEB851 EB851 EB8	1038	1105
5	4014000000000000	.6	3FE333333333333333	868	891
5	40140000000000000	6	40180000000000000	720	773
5	40140000000000000	60	404 E0000000000000	951	922
5	401400000000000000	600	4082000000000000	1091	1107
5	40140000000000000	6000	40b77000000000000	1229	1244
123	405EC00000000000	<b>4</b> 56	40708000000000000	9ø6	877
.123	3FBF7CED916872BØ	456	4070800000000000	1233	1280
123	405 EC 00000000000	.456	3FDD2F1A9FBE76C8	1072	1103
12345	4008108000000000	6789Ø	40F0932000000000	907	960
1.3579	3FF5B9F559B3D07C	24680	40D81 A0000000000	1322	1352
.000012	3EE92A737110E453	340000	4114008000000000	2158	2232
234	406D400000000000	-678	C0853000000000000	914	861
-1.234	BFF3BE76C8B43958	12345	4008108000000000	1309	1290

TOTAL 18165 18518

AVERAGE 1135.3 1157.4

AM9512

	OPERAND #1		OPERAND #2	AMS	512
DEC.	EEX.	DEC.	HEX.	DMUL	DD I V
5	40140000000000000	.0006	3F43A92A30553261	1810	4857
5	40140000000000000	.006	3F789374BC6A7EF9	1814	4983
5	40140000000000000	.06	3FAEB851EB851EB8	1779	<b>504</b> 8
5	40140000000000000	.6	3FE333333333333333	1841	5007
5	40140000000000000	6	4018000000000000	1785	4700
5	401400000000000000	60	404E0000000000000	1751	4699
5	4014000000000000	600	4082000000000000	1787	4618
5	40140000000000000	6000	40b77000000000000	1786	4702
123	405EC00000000000	456	4070800000000000	1750	4671
.123	3FBF7CED916872BØ	456	40708000000000000	1756	4748
123	405 EC 000000000000	.456	3FDD2F1A9FBE76C8	1744	4936
12345	4008108000000000	67890	40F0932000000000	1807	4696
1.3579	3FF5P9F559B3D07C	24680	40D81A00000000000	1762	4788
.000012	3EE92A73711ØE453	340000	41140080000000000	1755	4764
234	406D400000000000	-678	CØ8530000000000000	1750	4670
-1.234	BFF3BE76C8B43958	12345	4008108000000000	1802	<b>47</b> 68

TOTAL 28479 76655

AVERAGE 1779.9 4790.9

0

## CHAPTER 9 TRANSCENDENTAL FUNCTIONS OF Am9511A

#### 9.1 INTRODUCTION

The word "transcendental" is defined as "a function that cannot be expressed by a finite number of algebraic operations." Three examples of such functions are sine, logarithmic and exponentiation. The Am9511A performs a number of such functions, and this chapter describes the algorithms adopted by the device.

#### 9.2 CHEBYSHEV POLYNOMIALS

Computer approximations of transcendental functions are often based on some form of polynomial equations, such as

$$f(x) = a_0 + a_1 x + a_2 x^2 + a_3 x^3 + a_4 x^4 + \dots$$

The most well-known polynomial for evaluating transcendental functions is the Taylor series

$$f(x) = f(a) + \frac{f^{k}(a) (X - a)^{k}}{k!}$$

Where  $f^k(a)$  is the  $k^{th}$  derivative of the function f. Taylor series usually works well when (x - a) is a small number. When the value of (x - a) is large, the number of Taylor series terms required to evaluate to a given accuracy becomes large. To avoid this shortcoming, there is a set of approximating functions that not only minimizes the maximum error but also provides an even distribution of errors within the selected data representation interval. These are known as Chebyshev polynomial functions and are based upon the cosine functions. The Chebyshev polynomials T(x) are defined as follows

 $T_n(x) = \cos(n\cos^{-1}x)$ 

The various terms of the Chebyshev series can be computed as

$$\begin{split} T_0(x) &= \cos(0) = 1 \\ T_1(x) &= \cos(\cos^{-1}x) = x \\ T_2(x) &= \cos(2\cos^{-1}x) = 2\cos^2(\cos^{-1}x) - 1 = 2x^2 - 1 \end{split}$$

in general

 $T_n(x) = 2x(T_{n-1}(x)) - T_{n-2}(x)$  for  $n \ge 2$ 

the terms  $T_3(x),\ T_4(x),\ T_5(x)$  and  $T_6(x)$  are given below for reference

 $\begin{array}{l} T_3(x) \,=\, 4x^3\,-\,3x\\ T_4(x) \,=\, 8x^4\,-\,8x^2\,+\,1\\ T_5(x) \,=\, 16x^5\,-\,20x^3\,+\,5x\\ T_6(x) \,=\, 32x^6\,-\,48x^4\,+\,18x^2\,-\,1 \end{array}$ 

It is not the intent of this book to go into the detailed derivation of the Chebyshev series. For readers interested in the formal derivation, references 1 and 3 are recommended. The Chebyshev series is given as follows:

$$f(x) = \frac{1}{2}C_0 + \sum_{n=1}^{\infty}C_nT_n(x)$$

where

$$C_n = \frac{2}{\pi} \int_{-1}^{1} \frac{f(x) T_n(x)}{\sqrt{1 - x^2}} dx$$

For a given accuracy, only a finite number of terms is required. The Am9511A selects the number of terms required by different functions to provide a mean relative error of about one part in  $10^7$ . The coefficients  $C_n$  are all precalculated and stored in the constant ROM.

Each of the transcendental functions in the Am9511A uses the Chebyshev polynomial series except the square root function. Each function is a three-step process as follows:

#### Range Reduction -

The input argument of the function is transformed to fall within a range of values for which the function can be computed to a valid result. For example, since functions like sine and cosine are periodic for multiples of radians, input arguments for these functions are converted to lie within a range of

0 to 
$$\pi$$
 or  $-\frac{\pi}{2}$  to  $+\frac{\pi}{2}$ 

Chebyshev polynomial evaluation -

This step is the same for all functions. The algebraic sum of the appropriate number of terms of the Chebyshev series is computed.

Postprocessing -

Some functions, such as sine and cosine, need postprocessing of the result such as sign correction.

The following sections give a detailed function-by-function description of each transcendental function in the Am9511A.

### 9.3 THE FUNCTIONS CHEBY AND ENTIER

Two functions are used in the following sections. The first one is CHEBY. This function evaluates the Chebyshev polynomial series

$$f(x) = 1/2C_0 + \sum_{k=1}^{n-1} C_k T_k(x)$$

The function is called by CHEBY (x, c, n) where x is the input argument after any necessary preprocessing; c is the coefficient list for the given function; and n is the number of Chebyshev polynomial terms used.

The FORTRAN program to implement the cheby function is as follows:

FUNCTION CHEBY (X, C, N) Dimension C(12), T(12) T(1) = 1 T(2) = X CHEBY = 0.5 \* X(1) + C(2) \* T(2)DO 100 I = 3, N T(I) = 2 \* X \* T(I - 1) - T(I - 2)100 CHEBY = CHEBY + C(I) \* T(I)

This program is not written to minimize execution time or code space but for its clarity. A program that improves execution speed but is somewhat more obscure is as follows:

FUNCTION CHEBY (X, C, N) DIMENSION C(12), T(12) B = 0 D = C(N) X2 = 2 \* X DO 100 I = N, 2, -1 A = B B = D 100 D = X2 \* B - A + C(I - 1) CHEBY = (D - A)/2 END The second function is called ENTIER. Entier is the French word for integer. The entier function is similar to the FORTRAN integer function, except the integer function rounds down to the nearest integer closer to zero whereas the entier function rounds down to the nearest integer of a lower value. In other words, if the number is greater than or equal to zero, both functions are identical. If the number is negative, such as -2.5, INT (-2.5) = -2, ENTIER (-2.5) = -3.

A FORTRAN program to implement the entier function is as follows:

FUNCTION ENTIER (X) IF (X.LT.0) X = X - 1ENTIER = INT (X) END

#### 9.4 SINE

Any argument of the sine function can be reduced to a value from  $-\pi/2$  to  $+\pi/2$ . Hence the range reduction is

 $\begin{array}{l} X = X * 2/\pi \\ X = X - 4 * \text{ Entier } ((X + 1)/4) \\ \text{If } (X.\text{GT.1}) \; X = 2 - X \end{array}$ 

This reduces the input argument to a range from -1 to +1. The Chebyshev polynomial evaluation is

Sin (X) = X \* CHEBY ( $2X^2 - 0.1$ , Csin, Nsin)

there Csin is an array of precalculated Chebyshev coefficients for sine, and Nsin is the number of Chebyshev polynomial series used. In the case of Am9511A

$$\begin{split} \text{Nsin} &= 6 \\ \text{Csin}_0 &= 2.5525579 \\ \text{Csin}_1 &= -0.2852616 \\ \text{Csin}_2 &= 9.118016 \times 10^{-3} \\ \text{Csin}_3 &= -1.365875 \times 10^{-4} \\ \text{Csin}_4 &= 1.184962 \times 10^{-6} \\ \text{Csin}_5 &= -6.702792 \times 10^{-9} \end{split}$$

### 9.5 COSINE

Any argument of cosine function can be reduced to a range from 0 to  $\pi$ . Hence, the formulas for cosine range reduction are

```
X = X * 2/\pi
X = 4 * Entier ((X + 2)/4) - X + 1
If (X.GT.1)X = 2 - X
```

The cosine function is now evaluated the same way as the sine function

 $\cos(x) = X * CHEBY (2x^2 - 1, Csin, Nsin)$ 

where Csin and Nsin are the same as the sine function

#### 9.6 TANGENT

Any argument for tangent can be reduced to a value from  $-\pi/2$  to  $+\pi/2$ . This is the same range reduction algorithm as the sine function (Figure 9.1).

$$X = X * 2/\pi$$
  
 $X = X - 4 *$  Entier ((X + 1)/4)  
 $Y = X$   
If (Y.GT.1)X = 2 - X

The Chebyshev polynomial evaluation is

 $Tan(X) = X * CHEBY(2X^2 - 1, Ctan, Ntan)$ 

A postprocessing step is also required

If (Y.GT.1)Tan(X) = 1/Tan(X)

The constants used in the Am9511A are as follows:

$$\begin{split} & \mathsf{Ntan} = 9 \\ & \mathsf{Ctan}_0 = 1.7701474 \\ & \mathsf{Ctan}_1 = 1.0675393 \times 10^{-1} \\ & \mathsf{Ctan}_2 = 7.5861016 \times 10^{-3} \\ & \mathsf{Ctan}_3 = 5.4417038 \times 10^{-4} \\ & \mathsf{Ctan}_4 = 3.9066370 \times 10^{-5} \\ & \mathsf{Ctan}_5 = 2.8048161 \times 10^{-6} \\ & \mathsf{Ctan}_6 = 2.0137658 \times 10^{-7} \\ & \mathsf{Ctan}_7 = 1.4458187 \times 10^{-8} \\ & \mathsf{Ctan}_8 = 1.0380510 \times 10^{-9} \end{split}$$

#### 9.7 ARCSINE

The argument of arcsine must be less than or equal to 1, or else an input error is detected. Hence, range reduction is not necessary.

There are two different Chebyshev polynomial expansion used depending on the initial value of X. If  $X^2 \leqslant 1/2$  then the following formula is used

$$Asin(X) = x^* 2 * CHEBY(4x^2 - 1, Casin, Nasin)$$



Figure 9.1. Tangent

If  $1/2 < x^2 \le 1$  then

Asin (X) = sign (X) \* 
$$\frac{\pi}{2}$$
 \*  $\sqrt{2-2x^2}$ \*  
CHEBY (3 - 4x<sup>2</sup>, Casin, Nasin)

Where sign (X) is the sign of X. The values of Casin and Nasin used in the Am9511A are as follows:

Nasin = 10 Casin<sub>0</sub> = 1.4866665 Casin<sub>1</sub> = 3.8853034 x 10<sup>-2</sup> Casin<sub>2</sub> = 2.8854414 x 10<sup>-3</sup> Casin<sub>3</sub> = 2.8842183 x 10<sup>-4</sup> Casin<sub>4</sub> = 3.3223672 x 10<sup>-5</sup> Casin<sub>5</sub> = 4.1584779 x 10<sup>-6</sup> Casin<sub>6</sub> = 5.4965045 x 10<sup>-7</sup> Casin<sub>7</sub> = 7.5500784 x 10<sup>-8</sup> Casin<sub>8</sub> = 1.0671938 x 10<sup>-8</sup> Casin<sub>9</sub> = 1.5421800 x 10<sup>-9</sup>

#### 9.8 ARCCOSINE

The arccosine is obtained from arcsine by using the trigonometric identity.

Arccosine (x) =  $\frac{\pi}{2}$  - arcsine (x)

#### 9.9 ARCTANGENT

The range reduction of the arctangent function involves taking the reciprocal of the input argument if the absolute value of the input argument is greater than 1.

U = XIf (ABS (U).GT.1)X = 1/X

The Chebyshev polynomial evaluation is

 $Atan(X) = X * Cheby(2X^2 - 1, Catan, Natan)$ 

The postprocessing requirement is

If (U.GT.1) Atan (X) =  $\pi/2$  - Atan (X) If (U.LT.-1) Atan (X) =  $-\pi/2$  - Atan (X)

The value of Natan and Catan used in the Am9511A are:

Natan	= 11
Catan <sub>0</sub>	= 1.7627472
Catan <sub>1</sub>	= -1.0589292 x 10 <sup>-1</sup>
Catan <sub>2</sub>	= 1.1135842 x 10 <sup>-2</sup>
Catan <sub>3</sub>	= -1.3811950 x 10 <sup>-3</sup>
Catan <sub>4</sub>	= 1.8574297 x 10 <sup>-4</sup>
Catan <sub>5</sub>	= -2.6215196 x 10 <sup>-5</sup>
Catan <sub>6</sub>	= 3.8210366 x 10 <sup>-6</sup>
Catan <sub>7</sub>	= -5.6991862 x 10 <sup>-7</sup>
Catan <sub>8</sub>	= 8.6488779 x 10 <sup>-8</sup>
Catan <sub>g</sub>	= -1.3303384 x 10 <sup>-8</sup>
Catan <sub>10</sub>	= 2.0685060 x 10 <sup>-9</sup>
Catan <sub>11</sub>	$= -3.2448600 \times 10^{-10}$

#### 9.10 EXPONENTIATION (Figure 9.2)

The range reduction for the exponentiation function is performed by the following formulas

 $X = X * Log_2e$ 

N = 1 + Entier (X)

The Chebyshev polynomial evaluation is

 $Exp(X) = 2^{N} * Cheby (2^{*}(N - X) - 1, Cexp, Nexp)$ 

No postprocessing is required for the exponentiation function. The values of Nexp and Cexp used by Am9511A are:

 $\begin{array}{l} \text{Nexp} &= 8 \\ \text{Cexp}_0 &= 1.4569999 \\ \text{Cexp}_1 &= -2.4876243 \times 10^{-1} \\ \text{Cexp}_2 &= 2.1446556 \times 10^{-2} \\ \text{Cexp}_3 &= -1.2357141 \times 10^{-3} \\ \text{Cexp}_4 &= 5.3453058 \times 10^{-5} \\ \text{Cexp}_5 &= -1.8506907 \times 10^{-6} \\ \text{Cexp}_6 &= 5.3411877 \times 10^{-8} \\ \text{Cexp}_7 &= -1.3215160 \times 10^{-9} \end{array}$ 



Figure 9.2. ex

#### 9.11 NATURAL LOGARITHM (Figure 9.3)

Any input argument to a logarithm function that is less than or equal to zero will be returned as an error input. No preprocessing or postprocessing is necessary for all positive input X.

LN(X) = CHEBY (4\*Mant(X) - 3, CLN, NLN) + (Expo(X) - 1) \*LN2

Where Mant(X) is the mantissa value of X and expo (X) is the exponent value of X.

The value of NLN and CLN used in the Am9511A are:

NLN = 11  $CLN_0 = 7.5290563 \times 10^{-1}$ CLN₁  $= 3.4314575 \times 10^{-1}$  $CLN_2 = -2.9437253 \times 10^{-2}$  $CLN_3 = 3.3670893 \times 10^{-3}$ CLN₄  $= -4.3327589 \times 10^{-4}$  $CLN_{5} = 5.9470712 \times 10^{-5}$  $= -8.5029675 \times 10^{-6}$ CLN6 CLN- $= 1.2504674 \times 10^{-6}$  $CLN_8 = -1.8772800 \times 10^{-7}$  $CLN_{9} = 2.8630251 \times 10^{-8}$  $CLN_{10} = -4.4209570 \times 10^{-9}$ 



Figure 9.3. Natural Logarithm



Figure 9.4. Square Root

## 9.12 LOGARITHM TO BASE 10 (COMMON LOGARITHM)

The common logarithm is derived from the natural logarithm by the equation

 $LOG(X) = LN(X) * LOG_{10}e$ 

where

 $LOG_{10}e = 0.4342945$ 

#### 9.13 X TO THE POWER OF Y

The function X to the power of Y is derived from the following equation

 $X^{Y} = e^{(Y^*LN(X))}$ 

#### 9.14 SQUARE ROOT

The square root function (Figure 9.4) in the Am9511A is the only derived function that does not use the Chebyshev polynomials. It uses a combination of linear approximation and the Newton-Ralfson successive approximation methods. The square root algorithm adopted is divided into three parts:

(a) Range reduction -

The input argument is divided into the exponent and the mantissa. If the exponent is odd, the exponent is incremented by 1 and the mantissa is divided by 2. If the input exponent is even, the above step is skipped.

(b) Linear Approximation -

The mantissa is now a number greater than or equal to 1/4 and less than 1. The curve line in Figure 9.5 represents the square root of all numbers between 1/4 and 1. The straight line represents the first-order approximation for the square root of the number. To select the best straight line, we must minimize the maximum relative error between the straight line and the curve line. This would reduce the worst case error to a minimum. This line is known as the minimax line.

The method used to compute the best linear approximation line is as follows:

Let m = Slope of the minimax line

Let b = Y intercept of the minimax line

Let Y = The function of the minimax line

such that

Y = mx + b

The relative error between the actual square root value and the first-order approximation is

$$\mathsf{E}(\mathsf{X}) = \frac{\mathsf{m}\mathsf{x} + \mathsf{b} - \sqrt{\mathsf{x}}}{\sqrt{\mathsf{x}}}$$

Figure 9.5 shows that the absolute value of E(x) is a maximum at the two extremities (x = 1/4 and x = 1) and at a point where the slope of the curve E(x) = 0, or dE/dx = 0.

$$\frac{dE}{dX} = \frac{d}{dX} (mX + b - \sqrt{x})$$

$$= \frac{d}{dX} mx \frac{1}{2} + \frac{d}{dx} bx \frac{-1}{2} - \frac{d}{dx} (1)$$

$$= m \frac{d}{dx} x \frac{1}{2} + b \frac{d}{dx} \times \frac{1}{2} - 0$$

$$= \frac{1}{2} mx^{-1/2} - \frac{1}{2} bx^{-3/2} = 0$$

therefore

$$mx^{1/2} = bx^{-3/2}$$
$$x = \frac{b}{m}$$

The relative errors at the extremities are given by

$$E\left(\frac{1}{2}\right) = \frac{\frac{m}{4} + b - \sqrt{\frac{1}{4}}}{\sqrt{\frac{1}{4}}}$$
$$= \frac{\frac{m}{4} + b - \frac{1}{2}}{\frac{1}{2}}$$
$$= \frac{m}{2} + 2b - 1 \qquad (9.2)$$

$$\sum(1) = \frac{m + b - \sqrt{1}}{\sqrt{1}} = m + b - 1 \quad (9.3)$$

The minimax line requires these maximum errors to be equal

$$\frac{m}{2} + 2b - 1 = m + b - 1$$

$$b - \frac{m}{2} = 0$$

$$\frac{b}{m} = \frac{1}{2}$$
(9.4)
$$m = 2b$$
(9.5)

from equations 9.1 and 9.4

$$x = \frac{b}{m} = \frac{1}{2}$$

Therefore, the maximum error in the middle occurs when X = 1/2. The minimax line requires these errors to be equal in magnitude. Thus

$$E\left(\frac{1}{4}\right) = E(1) = -E\left(\frac{1}{2}\right)$$

$$E\left(\frac{1}{2}\right) = \frac{\frac{m}{2} + b - \sqrt{\frac{1}{2}}}{\sqrt{\frac{1}{2}}}$$
(9.6)

Since m = 2b from equation 9.5

$$\mathsf{E}\left(\frac{1}{2}\right) = \frac{2\mathsf{b} - \sqrt{\frac{1}{2}}}{\sqrt{\frac{1}{2}}} \tag{9.7}$$

From equations 9.3 and 9.5

$$E(1) = 3b - 1$$
 (9.8)

From equations 9.6, 9.7 and 9.8

$$2b - \sqrt{\frac{1}{2}} = -(3b - 1) = 1 - 3b$$
  
 $\sqrt{\frac{1}{2}}$   
 $2\sqrt{2}b - 1 = 1 - 3b$ 

$$b = \frac{2}{2\sqrt{2}+3} = 0.34314575$$

From 9.5

m = 2b = 0.6829150

Therefore, the minimax line is given by

Y = 68629150 X + 0.34314575

This is the equation used in Am9511A for the first-order linear approximation. Therefore

 $X_0 = 0.68629150X + 0.34314575$ 

(c) Newton-Ralfson successive approximation – After the first-order approximation (X<sub>0</sub>) is obtained, the Am9511A executes two iterations of the Newton-Ralfson approximation

$$X_1 = (X/X_0 + X_0)/2$$
  
$$X_2 = (X/X_1 + X_1)/2$$

And the result is given by

 $SQRT(X) = x_2 * 2^{E/2}$ 



Figure 9.5. Square Root Computation

A FORTRAN function to illustrate the above algorithm is given below:

FUNCTION ROOT (X)  
INTEGER EXPO, LSB  
REAL MANT, X0, X1, X2  
EXPO = INT (LOG(X)/LOG(2)) + 1  
MANT = 
$$X/2^{**}EXP$$
  
LSB = MOD(EXPO, 2)  
IF (LSB.EQ.0) GOTO 100  
C EXPONENT IS ODD  
EXPO = EXPO + 1  
MANT = MANT/2.0  
100 X0 = 0.68629150\* Mant + 0.34314575  
X1 = (X/X0 + X0)/2.0  
X2 = (X/X1 + X1)/2.0  
Root = (2\*\*(EXPO/2))\*X2  
End

## 9.15 DERIVED FUNCTION ERROR PERFORMANCE

Since each of the derived functions is an approximation of the true function, results computed by the Am9511A are not always exact. In order to quantify the error performance of the component more comprehensively, the following graphs have been prepared. Each function has been executed with a statistically significant number of diverse data values, spanning the allowable input data range, and resulting errors have been tabulated. Absolute errors (that is, the number of bits in error) have been converted to relative errors according to the following equation:

This conversion permits the error to be viewed with respect to the magnitude of the true result. This provides a more objective measurement of error performance since it directly translates to a measure of significant digits of algorithm accuracy.

For example, if a given absolute error is 0.0001 and the true result is also 0.0001, it is clear that the relative error is equal to 1.0 (which implies that even the first significant digit of the result is wrong. However, if the same absolute error is computed for a true result of 10000.0, then the first six significant digits of the result are correct (0.001/10000 = 0.0000001).

Each of the following graphs was prepared to illustrate relative algorithm error as a function of input data range. Natural logarithm is the only exception; since logarithms are typically additive, absolute error is plotted for this function.

Two graphs have not been included in the following figures: common logarithms and the power function  $(X^{Y})$ . Common logarithms are computed by multiplication of the natural logarithms by the conversion factor 0.43429448 and the error function is therefore the same as that for natural logarithm. The

power function is realized by combination of natural log and exponential functions according to the equation

$$X^{Y} = e^{y \ln(x)}$$

The error for the power function is a combination of that for the logarithm and exponential functions. Specifically, the relative error for PWR is expressed as

 $RE_{PWR} = RE_{EXP} + X(AE_{In})$ 

where

## REFERENCES

- 1. Pennington, Ralph H. Introduction to Computer Methods and Numerical Analysis. Macmillan Company, 1970.
- Clenshaw, Miller and Woodger. "Algorithms for Special Functions (I and II)," Numerische Mathematic, 1963.
- Parker, Richard O. and Joseph H. Kroeger. Algorithm Details for the Am9511A Arithmetic Processing Unit. Advanced Micro Devices, 1978.