



Personal System/2<sup>™</sup>  
Model 50 and 60  
Technical Reference

The following statement applies to the IBM products covered in this manual, unless otherwise specified herein. The statement for other IBM products will appear in their accompanying materials.

### **Federal Communications Commission (FCC) Statement**

**Warning:** This equipment has been certified to comply with the limits for a Class B computing device, pursuant to Subpart J of Part 15 of FCC rules. Only peripherals (computer input/output devices, terminals, printers, etc.) certified to comply with the Class B limits may be attached to this computer when this computer is operated in a residential environment. Operation with non-certified peripherals is likely to result in interference to radio and TV reception.

### **CAUTION**

**This product is equipped with a 3-wire power cord and plug for the user's safety. Use this power cord in conjunction with a properly grounded electrical outlet to avoid electrical shock.**

### **First Edition (April 1987)**

**The following paragraph does not apply to the United Kingdom or any country where such provisions are inconsistent with local law:** INTERNATIONAL BUSINESS MACHINES CORPORATION PROVIDES THIS PUBLICATION "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer of express or implied warranties in certain transactions, therefore, this statement may not apply to you.

This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time.

It is possible that this publication may contain reference to, or information about, IBM products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that IBM intends to announce such IBM products, programming, or services in your country.

**THE PUBLICATION OF THE INFORMATION CONTAINED HEREIN IS NOT INTENDED TO AND DOES NOT CONVEY ANY RIGHTS OR LICENSES, EXPRESS OR IMPLIED, UNDER ANY IBM PATENTS, COPYRIGHTS, TRADEMARKS, MASK WORKS OR ANY OTHER INTELLECTUAL PROPERTY RIGHTS.**

Requests for copies of this publication and for technical information about IBM products should be made to your IBM Authorized Dealer or your IBM Marketing Representative.

Personal System/2 is a trademark of the International Business Machines Corporation.

© Copyright International Business Machines Corporation 1987. All rights reserved. No part of this work may be reproduced or distributed in any form or by any means without prior permission in writing from the IBM Corporation.

---

# Preface

This technical reference provides system-specific hardware and software interface information for the IBM Personal System/2™ Model 50 and Model 60. It is intended for developers who provide hardware and software products to operate with these IBM systems.

You should understand the concepts of computer architecture and programming before using this publication.

This manual is divided into the following sections.

Section 1, "System Description" provides an overview of the Model 50 and Model 60. System board features, an I/O address map, and system unit specifications are provided.

Section 2, "Micro Channel™ Architecture" describes the system bus used in the Model 50 and Model 60. This section provides detailed descriptions of the Micro Channel signals, timing, and electrical characteristics. Other aspects of the Micro Channel architecture, such as Programmable Option Select, level-sensitive interrupts, and multidevice arbitration are discussed.

Adapter design information for the Model 50 and Model 60 is also in this section. Adapter dimensions, power requirements and design guidelines are provided.

Section 3, "System Board" discusses the operation of components on the Micro Channel. The system microprocessor, math coprocessor, interrupts, system timers, password, and the audio subsystem are discussed.

Section 4, "System Board I/O Controllers" describes the input and output interfaces of the system board. This includes the operation of the keyboard/auxiliary device controller, video subsystem, diskette drive controller, serial port controller, and

parallel port controller. The different types of memory used by the systems are also discussed.

Section 5, "Power Supply" provides electrical input/output specifications as well as theory of operation for the power supply.

Section 6, "Keyboard" contains layouts of the 101- and 102-key keyboards, as well as layouts of all of the keyboards that are used to support different languages. Keyboard scan code sets and keyboard specifications are provided.

Section 7, "80286 and 80287 Instruction Sets" provides a quick reference for the 80286 and 80287 assembly instruction sets.

Section 8, "Characters and Keystrokes" supplies the decimal and hexadecimal values for ASCII characters. All of the character codes are repeated in a set of two figures for quick reference.

Section 9, "Compatibility" discusses guidelines to help developers design programs, adapters, and attachments that are compatible with other IBM Personal System/2 products and IBM Personal Computer products.

A Glossary, Bibliography and Index are also provided.

### **Suggested Reading:**

- *IBM Personal System/2 Model 50 Quick Reference*
- *IBM Personal System/2 Model 60 Quick Reference*
- *BASIC for the IBM Personal Computer*
- *IBM Disk Operating System (DOS)*
- *IBM Personal System/2 Hardware Maintenance Service*
- *IBM Personal System/2 Hardware Maintenance Reference*
- *Macro Assembler for the IBM Personal Computer*
- *IBM Personal System/2 and Personal Computer BIOS Interface Technical Reference.*

Related publications are listed in the Bibliography.

---

# Contents

<b>Section 1. System Description</b> .....	<b>1-1</b>
Description .....	1-3
System Board Features .....	1-5
System I/O Address Map .....	1-9
Specifications .....	1-10
<b>Section 2. Micro Channel Architecture</b> .....	<b>2-1</b>
Description .....	2-3
Channel Definition .....	2-4
Signal Descriptions (16-Bit) .....	2-5
Signal Descriptions (Auxiliary Video Extension) .....	2-13
Micro Channel Connector (16-Bit) .....	2-15
Micro Channel Connector (Auxiliary Video Extension) .....	2-17
Channel Signal Groups (16-Bit) .....	2-18
Channel Signal Groups (Auxiliary Video Extension) .....	2-20
Programmable Option Select .....	2-21
Card Selected Feedback Register .....	2-23
System Board Setup .....	2-24
Adapter Setup .....	2-26
Adapter POS Implementation .....	2-30
POS Implementation Procedure .....	2-33
System Configuration Utilities .....	2-34
Level-Sensitive Interrupt Sharing .....	2-46
Compatibility .....	2-47
Sequence of Operation .....	2-47
Central Arbitration Control Point .....	2-49
Local Arbiters .....	2-51
Burst Mode .....	2-53
Preemption .....	2-54
Arbitration Bus Priority Assignments .....	2-55
Central Arbitration Programmable Options .....	2-56
Micro Channel Critical Timing Parameters .....	2-58
Basic Transfer Cycle .....	2-58
I/O and Memory Cycle .....	2-61
DMA Timing .....	2-72
Arbitration Timing .....	2-84
Configuration Timing .....	2-86
Auxiliary Video Connector Timing .....	2-88

Adapter Design	2-90
Physical Dimensions	2-90
Power	2-104
Voltage Regulation	2-105
General Design Considerations	2-105
Design Guidelines	2-107
<b>Section 3. System Board</b>	<b>3-1</b>
Description	3-3
System Microprocessor	3-3
Real Address Mode	3-3
Protected Virtual Address Mode	3-4
Performance	3-4
80287 Math Coprocessor	3-5
Programming Interface	3-5
Hardware Interface	3-6
8087 to 80287 Compatibility	3-7
DMA Controller	3-9
DMA Controller Operations	3-10
DMA Controller Bus Cycle States	3-11
Byte Pointer	3-12
DMA I/O Address Map	3-13
DMA Registers	3-14
DMA Extended Operations	3-18
Virtual DMA Channel Operation	3-21
Interrupts	3-22
Nonmaskable Interrupt	3-22
Interrupt Assignments	3-23
System Timers	3-25
Channel 0 - System Timer	3-26
Channel 2 - Tone Generation for Speaker	3-26
Channel 3 - Watchdog Timer	3-27
Counters 0, 2, and 3	3-28
Programming the System Timers	3-28
Counter Write Operations	3-28
Counter Read Operations	3-29
Registers	3-29
Counter Latch Command	3-32
System Timer Modes	3-32
Operations Common to All Modes	3-38
Power-On Password	3-39
Audio Subsystem	3-40

<b>Section 4. System Board I/O Controllers</b> .....	<b>4-1</b>
Keyboard/Auxiliary Device Controller .....	4-7
Keyboard Password Security .....	4-7
8042 Command and Status Bytes .....	4-9
Keyboard/Auxiliary Device Programming Considerations ..	4-13
Auxiliary Device/System Timings .....	4-14
Signals .....	4-17
Connector .....	4-18
Video Subsystem .....	4-19
Major Components .....	4-23
BIOS ROM .....	4-23
Support Logic .....	4-23
Video Graphics Array Components .....	4-23
Modes of Operation .....	4-27
Display Support .....	4-28
Video Subsystem Programmable Option Select .....	4-29
Alphanumeric Modes .....	4-30
Graphics Modes .....	4-34
Video Memory Organization .....	4-40
Video Memory Read/Write Operations .....	4-56
Registers .....	4-58
General Registers .....	4-59
Sequencer Registers .....	4-64
CRT Controller Registers .....	4-71
Graphics Controller Registers .....	4-91
Attribute Controller Registers .....	4-100
Video Graphics Array Programming Considerations .....	4-107
Video Digital-to-Analog Converter (Video DAC) .....	4-115
Device Operation .....	4-115
Video DAC/System Microprocessor Interface .....	4-116
Video DAC Programming Considerations .....	4-117
Auxiliary Video Connector .....	4-119
15-Pin Display Connector Timing (Sync Signals) .....	4-121
Display Connector .....	4-125
Diskette Drive Controller .....	4-126
Registers .....	4-127
Diskette Drive Controller Programming Considerations ..	4-130
Command Status Registers .....	4-146
Signal Descriptions .....	4-150
Connector .....	4-152
Serial Port Controller .....	4-155
Communications Application .....	4-156

Programmable Baud-Rate Generator .....	4-157
Registers .....	4-157
Serial Port Controller Programming Considerations .....	4-169
Signal Descriptions .....	4-169
Voltage Interchange Information .....	4-170
Connector .....	4-171
Parallel Port Controller .....	4-172
Parallel Port Programmable Option Select .....	4-173
Parallel Port Controller Programming Considerations .....	4-174
Parallel Port Timing .....	4-177
Signal Descriptions .....	4-178
Connector .....	4-179
Memory .....	4-180
Read Only Memory (ROM) Subsystem .....	4-180
Random Access Memory (RAM) Subsystem .....	4-180
Real-Time Clock/Complementary Metal Oxide Semiconductor RAM .....	4-182
CMOS RAM Configuration .....	4-187
2K CMOS RAM Extension .....	4-192
Miscellaneous System Ports .....	4-192
System Control Port B (Hex 0061) .....	4-192
RT/CMOS and NMI Mask (Hex 0070) .....	4-194
System Control Port A (Hex 0092) .....	4-194
<b>Section 5. Power Supply .....</b>	<b>5-1</b>
Description .....	5-3
Inputs .....	5-3
Input Protection .....	5-4
Ground Leakage Current .....	5-4
Outputs .....	5-4
Output Protection .....	5-4
Voltage Sequencing .....	5-4
No Load Operation .....	5-4
Auto Restart .....	5-5
Power Good Signal .....	5-5
Model 50 Power Supply Connector .....	5-6
Model 60 Power Supply Connectors .....	5-7
<b>Section 6. Keyboard .....</b>	<b>6-1</b>
Description .....	6-3
Keyboard Layouts .....	6-3
Belgian Keyboard .....	6-6
Canadian French Keyboard .....	6-7

Danish Keyboard	6-8
Dutch Keyboard	6-9
French Keyboard	6-10
German Keyboard	6-11
Italian Keyboard	6-12
Latin American Keyboard	6-13
Norwegian Keyboard	6-14
Portuguese Keyboard	6-15
Spanish Keyboard	6-16
Swedish Keyboard	6-17
Swiss Keyboard	6-18
U.K. English Keyboard	6-19
U.S. English Keyboard	6-20
Sequential Key-Code Scanning	6-21
Buffer	6-21
Keys	6-21
Power-On Routine	6-22
Reset (POR)	6-22
Basic Assurance Test	6-22
Commands from the System	6-23
Commands to the System	6-29
Scan Codes	6-30
Set 1 Scan Code Tables	6-30
Set 2 Scan Code Tables	6-33
Set 3 Scan Code Tables	6-37
Clock and Data Signals	6-40
Data Stream	6-40
Data Output	6-41
Data Input	6-42
Encode and Usage	6-43
Extended Functions	6-46
Shift States	6-48
Special Handling	6-50
System Reset	6-50
Break	6-50
Pause	6-50
Print Screen	6-50
System Request	6-51
Other Characteristics	6-51
Cables and Connectors	6-52
Specifications	6-53

**Section 7. 80286 and 80287 Microprocessor Instruction Sets . . . . 7-1**

80286 Microprocessor Instruction Set	7-3
Data Transfer	7-3
Arithmetic	7-6
Logic	7-10
String Manipulation	7-12
Control Transfer	7-13
Processor Control	7-17
Protection Control	7-19
80287 Coprocessor Instruction Set	7-22
Data Transfer	7-22
Comparison	7-24
Constants	7-25
Arithmetic	7-26
Transcendental	7-27
<b>Section 8. Characters and Keystrokes</b>	<b>8-1</b>
Character Codes	8-3
Quick Reference	8-10
<b>Section 9. Compatibility</b>	<b>9-1</b>
Introduction	9-3
System Board	9-3
Diskette Drives and Controller	9-4
Fixed Disk Drives and Controller	9-5
Application Guidelines	9-6
Hardware Interrupts	9-6
Software Interrupts	9-7
High-Level Language Considerations	9-8
Assembler Language Programming Considerations	9-8
Multitasking Provisions	9-15
Machine-Sensitive Programs	9-18
<b>Glossary</b>	<b>X-1</b>
<b>Bibliography</b>	<b>X-21</b>
<b>Index</b>	<b>X-23</b>

---

# Figures

1-1.	Model 50 System Unit and Keyboard	1-3
1-2.	Model 60 System Unit and Keyboard	1-4
1-3.	Model 50 System Board Layout	1-6
1-4.	Model 60 System Board Layout	1-7
1-5.	System Board Block Diagram	1-8
1-6.	System I/O Address Map	1-9
2-1.	Micro Channel Connectors	2-5
2-2.	I/O and Memory Transfer Controls	2-7
2-3.	Channel Connector Voltage and Signal Assignments (8-Bit Section)	2-16
2-4.	Micro Channel Connector 16-Bit Extension Voltage and Signal Assignments	2-17
2-5.	Auxiliary Video Connector	2-17
2-6.	Driver/Receiver Requirements and Options	2-18
2-7.	Signal Driver Types	2-20
2-8.	POS I/O Address Space	2-23
2-9.	System Board Setup Enable Register (Hex 0094)	2-24
2-10.	System Board I/O Byte (Hex 0102)	2-25
2-11.	POS I/O Address Decode	2-26
2-12.	Channel Check Active Indicator	2-27
2-13.	Channel Position Select Register (Hex 0096)	2-29
2-14.	Typical Adapter Implementation of POS	2-31
2-15.	Subaddressing POS Extension Example	2-32
2-16.	Relocation of Defects	2-32
2-17.	System Address Translation	2-33
2-18.	Syntax Symbol Key	2-38
2-19.	Adapter Description File Syntax (Part 1 of 5)	2-39
2-20.	Adapter Description File Syntax (Part 2 of 5)	2-40
2-21.	Adapter Description File Syntax (Part 3 of 5)	2-41
2-22.	Adapter Description File Syntax (Part 4 of 5)	2-42
2-23.	Adapter Description File Syntax (Part 5 of 5)	2-43
2-24.	Typical Adapter Interrupt Sharing Implementation	2-47
2-25.	Interrupt Sharing Sequence	2-48
2-26.	Central Arbitration	2-50
2-27.	Local Arbiter Example	2-52
2-28.	Burst Mode Timing	2-53
2-29.	Preempt Timing	2-54
2-30.	Arbitration Bus Priority Assignments	2-55

2-31.	Arbitration Register, Write Operations	2-56
2-32.	Arbitration Register, Read Operations	2-56
2-33.	Overview of the Basic Transfer Cycle	2-60
2-34.	I/O and Memory Default Cycle (200 nanoseconds minimum)	2-63
2-35.	Default Cycle Return Signals (200 nanoseconds minimum)	2-64
2-36.	Timing Sequence for the Synchronous Special Case of Extended Cycle	2-65
2-37.	Synchronous Extended Cycle (300 nanoseconds minimum - Special Case)	2-67
2-38.	Timing Sequence for the Asynchronous Extended Cycle (General Case)	2-69
2-39.	Asynchronous Extended Cycle ( $\geq 300$ nanoseconds minimum - General Case)	2-71
2-40.	First Cycle After Grant	2-73
2-41.	Single DMA Transfer (DMA Controller Controlled)	2-75
2-42.	Burst DMA Transfer (DMA Controller Terminated)	2-77
2-43.	Burst DMA Transfer (DMA Slave Terminated - Default Cycle 200 nanoseconds)	2-79
2-44.	Burst DMA Transfer (DMA Slave Terminated - Synchronous Extended Cycle 300 nanoseconds)	2-81
2-45.	Burst DMA Transfer (DMA Slave Terminated - Asynchronous Extended Cycle $\geq 300$ nanoseconds)	2-83
2-46.	Arbitration Cycle	2-85
2-47.	Setup Cycle	2-87
2-48.	Auxilliary Video Connector Timing (DAC Signals)	2-89
2-49.	Connector (Common Detail)	2-91
2-50.	Adapter Dimensions (8- or 16-Bit)	2-92
2-51.	Connector Dimensions (8- or 16-Bit)	2-93
2-52.	Adapter Dimensions (8- or 16-Bit with Video Extension)	2-94
2-53.	Connector Dimensions (8- or 16-Bit with Video Extension)	2-95
2-54.	Typical Adapter Assembly	2-96
2-55.	Adapter Holder	2-97
2-56.	Adapter Retainer (Part 1 of 2)	2-98
2-57.	Adapter Retainer (Part 2 of 2)	2-99
2-58.	Adapter Bracket (Part 1 of 4)	2-100
2-59.	Adapter Bracket (Part 2 of 4)	2-101
2-60.	Adapter Bracket (Part 3 of 4)	2-102
2-61.	Adapter Bracket (Part 4 of 4)	2-103
2-62.	Channel Load Current	2-104
2-63.	Channel Voltage Regulation	2-105

2-64.	ID Assignments	2-108
3-1.	Data Types	3-6
3-2.	-S0, -S1 Bus States	3-11
3-3.	DMA I/O Address Map	3-13
3-4.	DMA Registers	3-14
3-5.	Set/Clear Single Mask Bit Using 8237 Compatible Mode	3-15
3-6.	DMA Mask Register Write Using 8237 Compatible Mode	3-16
3-7.	Arbus Register	3-17
3-8.	8237 Compatible Mode Register	3-17
3-9.	Status Register	3-18
3-10.	DMA Extended Address Decode	3-19
3-11.	DMA Function Register	3-19
3-12.	Extended Mode Register	3-20
3-13.	DMA Extended Commands	3-20
3-14.	DMA Channel 2 Programming Example, Extended Commands	3-21
3-15.	Interrupt Level Assignments by Priority	3-23
3-16.	Counter Block Diagram	3-25
3-17.	System Timer/Counter Registers	3-29
3-18.	SC - Select Counter, Port Hex 0043	3-30
3-19.	RW - Read/Write Counter, Port Hex 0043	3-30
3-20.	M - Counter Mode	3-30
3-21.	Binary Coded Decimal (BCD)	3-31
3-22.	SC - Select Counter, Port Hex 0047	3-31
3-23.	RW - Read/Write Counter, Port Hex 0047	3-31
3-24.	Counter Latch Command	3-32
3-25.	Minimum and Maximum Initial Counts, Counters 0, 2	3-39
3-26.	Audio Subsystem Block Diagram	3-40
4-1.	8042 Command Byte, Port Hex 0064 Write	4-9
4-2.	8042 Status Byte, Port Hex 0064 Read	4-10
4-3.	Command A9 Test Results	4-11
4-4.	Command AB Test Results	4-12
4-5.	Auxiliary Device Data Stream Bit Definitions	4-14
4-6.	Receiving Data Timings	4-15
4-7.	Sending Data Timings	4-17
4-8.	Keyboard/Auxiliary Device Signals	4-17
4-9.	Keyboard and Auxiliary Device Connectors	4-18
4-10.	Keyboard and Auxiliary Device Connectors Signal and Voltage Assignments	4-18
4-11.	Video Subsystem Block Diagram	4-22
4-12.	Graphics Controller Block Diagram	4-25
4-13.	Attribute Controller Block Diagram	4-26
4-14.	BIOS Video Modes	4-27

4-15.	BIOS Double Scan and Border Support	4-28
4-16.	IBM 31.5 kHz Direct Drive Analog Displays	4-29
4-17.	Character/Attribute Format	4-31
4-18.	Attribute Byte Functions	4-31
4-19.	Attribute Byte Definitions	4-32
4-20.	Attribute Byte Colors	4-32
4-21.	PEL Format, Modes hex 4 and 5	4-34
4-22.	Video Memory Format	4-35
4-23.	Color Selections, Modes Hex 4 and 5	4-35
4-24.	PEL Format, Mode hex 6	4-36
4-25.	PEL Bit Definitions	4-37
4-26.	Palette Colors	4-38
4-27.	Attribute Byte	4-40
4-28.	256K Video Memory Map	4-41
4-29.	Data Flow for VGA Memory Write Operations	4-56
4-30.	VGA Color Compare Operations	4-57
4-31.	VGA Register Overview	4-58
4-32.	DAC Register Usage	4-59
4-33.	General Register Overview	4-59
4-34.	Miscellaneous Output Register	4-60
4-35.	Display, Vertical Size	4-60
4-36.	Clock Select 3 and 2 Bit Definitions	4-61
4-37.	Input Status Register 0	4-61
4-38.	Input Status Register 1	4-62
4-39.	Diagnostic Bits	4-62
4-40.	Video Subsystem Enable Register, Address hex 03C3)	4-63
4-41.	Sequencer Register Overview	4-64
4-42.	Sequencer Address Register	4-64
4-43.	Reset Register, Index Hex 00	4-64
4-44.	Clocking Mode Register, Index Hex 01	4-65
4-45.	Map Mask Register, Index Hex 02	4-66
4-46.	Character Map Select Register, Index Hex 03	4-68
4-47.	Character Map Select A	4-68
4-48.	Character Map Select B	4-69
4-49.	Memory Mode Register, Index Hex 04	4-69
4-50.	Memory Mode, Chain 4	4-70
4-51.	CRT Controller Register Overview	4-71
4-52.	CRT Controller Address Register	4-72
4-53.	Horizontal Total Register, Index Hex 00	4-72
4-54.	Horizontal Display Enable End Register, Index Hex 01	4-73
4-55.	Start Horizontal Blanking Register, Index Hex 02	4-74
4-56.	End Horizontal Blanking Register, Index Hex 03	4-74
4-57.	Bit Values and Amount of Skew	4-75

4-58.	Start Horizontal Retrace Pulse Register, Index Hex 04	4-75
4-59.	End Horizontal Retrace Register, Index Hex 05	4-76
4-60.	Vertical Total Register, Index Hex 06	4-77
4-61.	CRTC Overflow Register, Index Hex 07	4-77
4-62.	Preset Row Scan Register, Index Hex 08	4-78
4-63.	Maximum Scan Line Register, Index Hex 09	4-79
4-64.	Cursor Start Register, Index Hex 0A	4-80
4-65.	Cursor End Register, Index Hex 0B	4-80
4-66.	Cursor Skew	4-81
4-67.	Start Address High Register, Index Hex 0C	4-81
4-68.	Start Address Low Register, Index Hex 0D	4-81
4-69.	Cursor Location High Register, Index Hex 0E	4-82
4-70.	Cursor Location Low Register, Index Hex 0F	4-82
4-71.	Vertical Retrace Start Register, Index Hex 10	4-83
4-72.	Vertical Retrace End Register, Index Hex 11	4-83
4-73.	Vertical Display Enable End Register, Index Hex 12	4-84
4-74.	Offset Register, Index Hex 13	4-85
4-75.	Underline Location Register, Index Hex 14	4-85
4-76.	Start Vertical Blanking Register, Index Hex 15	4-86
4-77.	End Vertical Blanking Register, Index Hex 16	4-86
4-78.	CRTC Mode Control Register, Index Hex 17	4-87
4-79.	Internal Memory Address Counter Wiring to the Output Multiplexer	4-88
4-80.	CRTC Memory Address Mapping	4-88
4-81.	Line Compare Register, Index Hex 18	4-90
4-82.	Graphics Controller Register Overview	4-91
4-83.	Graphics Address Register	4-91
4-84.	Set/Reset Register, Index Hex 00	4-92
4-85.	Enable Set/Reset Register, Index Hex 01	4-92
4-86.	Color Compare Register, Index Hex 02	4-93
4-87.	Data Rotate Register, Index Hex 03	4-94
4-88.	Function Select Bit Definitions	4-94
4-89.	Read Map Select Register, Index Hex 04	4-95
4-90.	Graphics Mode Register, Index Hex 05	4-95
4-91.	Write Mode Bit Definitions	4-96
4-92.	Miscellaneous Register, Index Hex 06	4-97
4-93.	Miscellaneous Register, Bits 3 and 2	4-97
4-94.	Color Don't Care Register, Index Hex 07	4-98
4-95.	Bit Mask Register, Index Hex 08	4-99
4-96.	Attribute Controller Register Overview	4-100
4-97.	Attribute Address Register	4-100
4-98.	Palette Registers Hex 00 through Hex 0F, Index Hex 00-0F	4-101

4-99.	Attribute Mode Control Register, Index Hex 10	4-102
4-100.	Overscan Color Register, Index Hex 11	4-104
4-101.	Color Plane Enable Register, Index Hex 12	4-105
4-102.	Color Output Wiring	4-105
4-103.	Horizontal PEL Panning Register, Index Hex 13	4-106
4-104.	Image Shifting	4-106
4-105.	Color Select Register, Index Hex 14	4-107
4-106.	Character Table Structure	4-112
4-107.	Character Pattern Example	4-113
4-108.	Dual Screen Definition	4-113
4-109.	Screen Mapping within the Display Buffer Address Space	4-114
4-110.	Video DAC I/O Address Usage	4-115
4-111.	Auxiliary Video Connector Block Diagram	4-120
4-112.	Display Vertical Size	4-121
4-113.	Display Vertical Sync, 350 Lines	4-122
4-114.	Display Vertical Sync, 400 Lines	4-122
4-115.	Display Vertical Sync, 480 Lines	4-123
4-116.	Display Horizontal Timing, 80 Column with Border	4-123
4-117.	Display Horizontal Timing, 40/80 Column, no Border	4-124
4-118.	15-Pin D-Shell Display Connector	4-125
4-119.	15-Pin D-Shell Display Connector Signals	4-125
4-120.	Status Register A (Hex 03F0)	4-127
4-121.	Status Register B (Hex 03F1)	4-127
4-122.	Digital Output Register (Hex 03F2)	4-128
4-123.	Digital Input Register (Hex 03F7)	4-128
4-124.	Configuration Register (Hex 03F7)	4-128
4-125.	Diskette Drive Controller Status Register (Hex 03F4)	4-129
4-126.	Command Symbols, Diskette Drive Controller	4-131
4-127.	Read Data Command	4-133
4-128.	Read Data Result	4-133
4-129.	Read Deleted Data Command	4-134
4-130.	Read Deleted Data Result	4-134
4-131.	Read a Track Command	4-135
4-132.	Read a Track Result	4-135
4-133.	Read ID Command	4-136
4-134.	Read ID Result	4-136
4-135.	Write Data Command	4-137
4-136.	Write Data Result	4-137
4-137.	Write Deleted Data Command	4-138
4-138.	Write Deleted Data Result	4-138
4-139.	Format a Track Command	4-139
4-140.	Format a Track Result	4-139

4-141.	Scan Equal Command	4-140
4-142.	Scan Equal Result	4-140
4-143.	Scan Low or Equal Command	4-141
4-144.	Scan Low or Equal Result	4-141
4-145.	Scan High or Equal Command	4-142
4-146.	Scan High or Equal Result	4-142
4-147.	Recalibrate Command	4-143
4-148.	Sense Interrupt Status Command	4-143
4-149.	Sense Interrupt Status Result	4-143
4-150.	Specify Command	4-144
4-151.	Sense Drive Status Command	4-144
4-152.	Sense Drive Status Result	4-144
4-153.	Seek Command	4-145
4-154.	Invalid Command Result	4-145
4-155.	Status Register 0 (ST 0)	4-146
4-156.	Status Register 1 (ST 1)	4-147
4-157.	Status Register 2 (ST 2)	4-148
4-158.	Status Register 3 (ST 3)	4-149
4-159.	Model 50 Diskette Drive Controller Connector	4-153
4-160.	Model 50 Diskette Drive and Interposer Board Connector Voltage and Signal Assignments	4-153
4-161.	Model 60 Diskette Drive Controller Connector	4-154
4-162.	Model 60 Diskette Drive Controller Connector Voltage and Signal Assignments	4-154
4-163.	Serial Port Block Diagram	4-156
4-164.	Serial Port, Data Format	4-157
4-165.	Serial Port Register Addresses	4-158
4-166.	Transmitter Holding Register (THR)	4-158
4-167.	Receiver Buffer Register (RBR)	4-159
4-168.	Divisor Latch Register (LSB)	4-159
4-169.	Divisor Latch Register (MSB)	4-159
4-170.	Baud Rates at 1.8432 MHz	4-160
4-171.	Interrupt Enable Register	4-160
4-172.	Interrupt Identification Register	4-161
4-173.	Interrupt Control Functions	4-162
4-174.	Line Control Register (LCR)	4-162
4-175.	Stop Bits	4-163
4-176.	Word Length	4-164
4-177.	Modem Control Register (MCR)	4-164
4-178.	Line Status Register (LSR)	4-166
4-179.	Modem Status Register (MSR)	4-167
4-180.	Voltage Levels	4-170
4-181.	Serial Port Connector	4-171

4-182.	Serial Port Connector Signal and Voltage	
	Assignments	4-171
4-183.	Parallel Port Controller Block Diagram	4-172
4-184.	Parallel Port Configuration	4-173
4-185.	Parallel Port Address Assignments	4-173
4-186.	Parallel Port Extended Mode Configurations	4-173
4-187.	Data Address Port	4-175
4-188.	Status Port	4-175
4-189.	Parallel Control Port	4-176
4-190.	Parallel Port Timing Sequence.	4-177
4-191.	Data and Interrupt Signals	4-178
4-192.	Control Signals	4-178
4-193.	Parallel Port Connector	4-179
4-194.	Parallel Port Connector Signal and Voltage	
	Assignments	4-179
4-195.	System Board Memory Module Package Connector	
	Pin Assignments	4-181
4-196.	System Board Memory Map	4-181
4-197.	RT/CMOS RAM Address Map	4-183
4-198.	Real-Time Clock (Addresses Hex 000 - 00D)	4-184
4-199.	Fixed Disk BIOS Parameters	4-190
4-200.	System Control Port B, Write Operations	4-193
4-201.	System Control Port B, Read Operations	4-193
4-202.	RT/CMOS and NMI Mask	4-194
4-203.	System Control Port A	4-195
5-1.	Input Requirements	5-3
5-2.	Sense Level	5-5
5-3.	Model 50 Power Supply Connector	5-6
5-4.	Power Supply Connector Voltages and Signal	
	Assignments	5-6
5-5.	Model 60 System Board Power Supply Cable Connector	5-7
5-6.	Power Supply Connector Voltage and Signal	
	Assignments, System Board	5-7
5-7.	Model 60 Fixed Disk Power Supply Cable Connectors	5-8
5-8.	Power Supply Connectors Voltage and Signal	
	Assignments, Fixed Disk	5-8
6-1.	Keyboard Commands from the System	6-23
6-2.	Set All Keys Commands	6-25
6-3.	Set Key Type Commands	6-26
6-4.	Set/Reset Status Indicators	6-26
6-5.	Typematic Rate	6-28
6-6.	Keyboard Commands from the System	6-29
6-7.	Keyboard Scan Codes, Set 1 (Part 1 of 5)	6-31

6-8.	Keyboard Scan Codes, Set 1 (Part 2 of 5)	6-32
6-9.	Keyboard Scan Codes, Set 1 (Part 3 of 5)	6-32
6-10.	Keyboard Scan Codes, Set 1 (Part 4 of 5)	6-33
6-11.	Keyboard Scan Codes, Set 1 (Part 5 of 5)	6-33
6-12.	Keyboard Scan Codes, Set 2 (Part 1 of 5)	6-34
6-13.	Keyboard Scan Codes, Set 2 (Part 2 of 5)	6-35
6-14.	Keyboard Scan Codes, Set 2 (Part 3 of 5)	6-35
6-15.	Keyboard Scan Codes, Set 2 (Part 4 of 5)	6-36
6-16.	Keyboard Scan Codes, Set 2 (Part 5 of 5)	6-36
6-17.	Keyboard Scan Codes, Set 3	6-37
6-18.	Keyboard Data Stream Bit Definitions	6-41
6-19.	Character Codes	6-44
6-20.	Special Character Codes	6-46
6-21.	Keyboard Extended Functions	6-47
6-22.	Keyboard Cable Connectors	6-52
6-23.	Keyboard Connectors Signal and Voltage Assignments	6-52
7-1.	2-Bit Register Field	7-21
7-2.	3-Bit Register Field	7-21
7-3.	80287 Encoding Field Summary	7-22
9-1.	Diskette Drive Read, Write, and Format Capabilities	9-4
9-2.	Write and Format Head Settle Time	9-13
9-3.	Functional Code Assignments	9-17
9-4.	Machine Model Bytes	9-18

**Notes:**