# Section 4. Display Connector

Display Connector Introduction	4-2
Signal Timing	4-3
VGA Mode Display Timing	4-4
Extended Graphics Mode Display Timing	4-8

## **Display Connector Introduction**

The synchronization and monitor ID signals are TTL levels. The video signals are analog signals ranging from 0 to 0.7 volts.



Figure 4-1. Display Connector

		Display Pins		
Pin	Signal Description	Monochrome	Color	
1	Red	N/C	Red	
2	Green	Mono	Green	
3	Blue	N/C	Blue	
4	Monitor ID 2			
5	Ground	Self Test	Self Test	
6	Red Ground	N/C	Red Ground	
7	Green Ground	Mono Ground	Green Ground	
8	Blue Ground	N/C	Blue Ground	
9	Plug	No Pin	No Pin	
10	Ground	Ground	Ground	
11	Monitor ID 0			
12	Monitor ID 1			
13	Horizontal Synchronization	Hsync	Hsync	
14	Vertical Synchronization	Vsync	Vsync	
15	Monitor IĎ 3			

Figure 4-2. Display Connector Signals

4-2 Display Connector- May 7th 1992

### **Signal Timing**

This section provides details of the display connector signal timing that the video subsystem supports.

The section is divided into VGA mode timing followed by Extended Graphics mode Display timing information. The symbols used in the following sections are defined as follows:



- Note: In the above diagram, the Sync signal is shown as a Negative active signal. Depending upon the mode of operation, this signal may be positive active. The timing information is still valid however.
  - A = Period B = Blanking C = Sync Width D = Back Porch E = Active Video F = Front Porch

The sync polarities define the display mode as follows:

VSYNC Polarity	HSYNC Polarity	Vertical Size
_	+	Mode 1 (350 lines)
+	-	Mode 2 (400 lines)
-	_	Mode 3 (480 lines)
+	+	Mode 4 (Other not available on all displays)

Figure 4-3. Vertical Size of Display

#### VGA Mode Display Timing

Display modes 1, 2, and 3 are supported under VGA mode. All displays that are to be used as a single display on an IBM video subsystem must be able to display in these modes.

There are three unique sets of timing values supported. The timing set which is driven by the video subsystem depends upon the monitor ID of the attached display as follows:

- VGA Mode Display Timing Set #1 This set of timings are the only timings driven by the IBM VGA and the IBM XGA video subsystems. On the IBM XGA-2 video subsystem, these timings are driven when bit 2 of the Display ID is equal to a fixed '0'b or a fixed '1'b in the display connector. Example IBM displays which support this timing set are:
  - 8503
  - 8504
  - 8512
  - 8513
  - 8514
  - 8515
  - 8516
  - 8517
  - 8518
- VGA Mode Display Timing Set #2 This set of timings is NOT supported by the IBM VGA and the IBM XGA video subsystems. On the IBM XGA-2 video subsystem, these timings are driven when bit 2 of the Display ID is tied to the Vertical Sync signal in the display connector.
- VGA Mode Display Timing Set #3 This set of timings is NOT supported by the IBM VGA and the IBM XGA video subsystems. On the IBM XGA-2 video subsystem, these timings are driven when bit 2 of the Display ID is tied to the Horizontal Sync signal in the display connector. Example IBM displays which support this timing set are:

See "Display ID and Comparator Register (Index 52)" on page 3-76 and "Display Type Detection" on page 3-213

VGA Mode Display Timing Set #1									
	Horizontal (us)								
	Mode 1 (350 Lines)	Mode 2 (400 Lines)	Mode 3 (480 Lines)	Border	No Border				
A = Period B = Blanking C = Sync Width D = Back Porch E = Active Video F = Front Porch	14.268 2.765 0.064 1.684 11.503 1.017	14.268 1.112 0.064 0.858 13.156 0.191	16.683 0.922 0.064 0.763 15.762 0.095	31.778 5.720 3.813 1.589 26.058 0.318	31.778 6.356 3.813 1.907 25.422 0.636				

VGA Mode Display Timing Set #2								
	Vertical (ms)							
	Mode 1 (350 Lines)	Mode 2 (400 Lines)	Mode 3 (480 Lines)	Border	No Border			
A = Period B = Blanking C = Sync Width D = Back Porch E = Active Video F = Front Porch	11.8742.3010.0531.4029.5740.846	11.874 0.926 0.053 0.714 10.949 0.159	$13.884 \\ 0.767 \\ 0.053 \\ 0.635 \\ 13.117 \\ 0.079$	26.446 4.760 3.174 1.322 21.686 0.264	26.446 5.298 3.174 1.587 21.157 0.529			

VGA Mode Display Timing Set #3									
	Vertical Horizontal (ms) (us)								
	Mode 1 (350 Lines)	Mode 2 (400 Lines)	Mode 3 (480 Lines)	Border	No Border				
A = Period B = Blanking C = Sync Width D = Back Porch E = Active Video F = Front Porch	11.403 2.210 0.051 1.346 9.194 0.813	11.403 0.889 0.051 0.686 10.514 0.152	13.333 0.737 0.051 0.610 12.597 0.076	25.397 4.571 3.048 1.270 20.825 0.254	25.397 5.079 3.048 1.524 20.317 0.508				

When in VGA mode, BIOS should be used to set the video subsystem into the desired mode.

The PEL frequency for a given display mode is dependent upon the number of horizontal PELs to be displayed. As an example, Display Mode 1 can be used for VGA 80 Column Text mode (720 PELs wide) or for 132 column text mode (1056 or 1188 PELs wide). The following Table provides example PEL frequencies (rounded up to nearest 0.25MHz):

PEL Frequencies (MHz) for Example Horizontal Resolutions									
	Mode 1 (Width In PELs)				Mode 2 ch In B	PELs)		Mode 3 ch In B	PELs)
	720	720 1056 1188			1056	1188	640	1056	1188
Display Timing Set 1	28.25	41.5	46.5	28.25	41.5	46.5	25.25	41.5	46.5
Display Timing Set 2	34.0	50.0	56.0	34.0	50.0	56.0	30.25	50.0	56.0
Display Timing Set 3	35.5	52.0	58.0	35.5	52.0	58.0	31.5	52.0	58.0

A given resolution should only be displayed on a display which is specified to accept the resulting pixel rate. The following table provides an example list of IBM displays and the maximum PEL rate (and Horizontal resolution) supported for each display:

Display Modes 1, 2 and 3								
Display	Maximum Horizontal Resolution (PELs)	Maximum PEL Rate (MHz)						
8503 8504 8512 8513 8514 8515 8516 8517 8518	720 720 720 720 720 1188 1188 1188 1188 720	28.32 28.32 28.32 28.32 46.50 46.50 46.50 46.50 28.32						

4-6 Display Connector- May 7th 1992

**Display Mode 4:** Display Mode 4 is defined to be any other resolution. On the IBM 8515 display is it used for 1024\*768 43.5Hz Interlaced, however, it could be any other resolution. This mode is not available using video BIOS, but is used in Extended Graphics Modes. See "Extended Graphics Mode Display Timing" on page 4-8.

#### **Extended Graphics Mode Display Timing**

The XGA Display Adapter/A or the XGA subsystem on the system board can display in two resolutions when in Extended Graphics Modes:

- 640x480 Non-Interlaced
- 1024x768 Interlaced.

The Display timing for the 640x480 resolution is defined above in the "VGA Mode Display Timing Set #1". No border is used.

The 1024x768 interlaced mode display timing information is provided below. These are the only two display timings supported. Not all IBM displays support the 1024\*768 Interlaced mode. The following are example IBM displays which do support this mode:

- 8514
- 8515
- 8516
- 8517

Extended Gra	aphics Mode 1024*768 Interlaced Display	Timing
	Horizontal (uS)	
A = Period B = Blanking C = Sync Width D = Back Porch E = Active Video F = Front Porch	23.000 0.690 0.113 0.577 / 0.563 (Odd/Even Fields) 21.620 (Frame); 10.81 (Field) 0.000 / 0.014 (Odd/Even Fields)	28.15 5.35 3.92 1.25 22.80 0.18

- Notes: 1. The Odd field displays lines 1, 3, 5, 7 (where Line 1 is the first line on the screen)
  - 2. The Even field displays lines 2, 4, 6, 8 etc
  - 3. A Frame is is made up of an Odd and an Even field
  - 4. The PEL Frequency for the above mode is 44.9MHz

#### 4-8 Display Connector- May 7th 1992

This mode has a Frame Rate of 43.5 Hz and it is displayed using the interlaced scanning technique. No Extended Graphics modes are set by BIOS, but require an XGA application or device driver.

*XGA-2 Subsystem Display Timing:* The XGA-2 Display Adapter/A or the XGA-2 subsystem on the system board do not have fixed resolutions. They are completely programmable, thereby supporting a wide range of display timings. The resolutions available to an application or device driver are dependent upon the display attached rather than a function of the subsystem.

The following are examples of the resolutions that are available with the XGA-2 subsystem when running XGA applications or Device Drivers which exploit DMQS. (See "XGA Display Mode Query and Set (DMQS)" on page 3-192 for details of DMQS Display Information Files.) The fixed display timings above as well as a variety of other resolutions are supported. The specific timings of each resolution listed below are not provided here. The XGA-2 Subsystem is limited only by a maximum PEL clock rate of 90MHz.

					Number Of		M Disp Suppor	-
Horizontal * Vertical	Frame Rate	Line Rate	PEL Rate	I or NI	Colors / Shades of Gray	8503 8504 8512 8513	8514 8515	8517
PELS	(Hz)	(KHz)	(MHz)	[	(Max)	8518	7554	
640x480 640x480 * 640x480 640x480 800x600 ** 800x600 * 800x600 *	60 72 75 56 60 72 75	37.9 37.8 39.4 35.2	25.25 31.50 30.25 31.50 36.00 40.00 50.00 52.00	NI NI NI NI NI	65536 / 256 65536 / 256 65536 / 256 65536 / 256 65536 / 256 65536 / 256 256 / 256 256 / 256	X	Х	Х
1024x768 1024x768 **	43.5		45.00		256 / 256 256 / 256		X	X
1024x768 1024x768 *	70 70 70	57.0	78.00	NI	256 / 256 256 / 256 256 / 256			X
1024x768 1024x768 1024x768 1280x1024	70 72 75 50	58.1	80.00 86.00 90.00	NI	256 / 256 256 / 256 256 / 256 16 / 256			

\* = Video Electronic Standards Association (VESA) Standard

\*\* = VESA Guideline

I = Interlaced

NI = Non-Interlaced

The software supplied with the XGA-2 subsystem automatically exploits IBM monitors at the best resolution and refresh rate possible for the monitor attached.

Supported resolutions detailed above that are not available on IBM displays, are available with some non-IBM (OEM) displays. These displays range in capability from low cost/low function to high cost/high function. Most of these displays respond as an IBM 8514 display when queried by the software supplied with the XGA-2 subsystem. As a result, IBM 8514 resolutions and refresh rates are used as default.

The software supplied with the IBM XGA-2 Display Adapter/A or a system with the IBM XGA-2 subsystem on the system board, allows the user to override the default screen resolution.

4-10 Display Connector- May 7th 1992

Overriding with a resolution which does not meet (or exceeds) the capability of the attached display, can yield unpredictable results.

**Warning:** Some Multisync displays may appear to function correctly, however damage may occur over time.

#### Notes:

- 1. The user must only select resolutions which are suitable for the display attached to the XGA-2 subsystem.
- 2. The use of the resolution override should be avoided if the display attached to the XGA-2 subsystem is to be changed frequently with displays of varying characteristics.

The IBM XGA-2 subsystem along with certain IBM displays, computers and some software has been certified to meet the International Standards Organization (ISO) standard 9241/3. IBM cannot guarantee that all OEM displays attached to the XGA-2 subsystem will provide acceptable front of screen characteristics or meet other health and safety standards.

4-12 Display Connector- May 7th 1992

# Index

- DSMLBR529E 'KP' WOULD EXCEED MAXIMUM SIZE.
- DSMMOM395I 'JWXGATR1' LINE 302: .LB
- DSMMOM397I 'JWXGATR1' WAS IMBEDDED AT LINE 670 OF '.EDFIM'
- DSMMOM397I '.EDFIM' WAS IMBEDDED AT LINE 10 OF '.IM'
- DSMMOM397I '.IM' WAS IMBEDDED AT LINE 104 OF 'GMDMASEX'
- DSMTB2451W TABLE SPLIT ON PAGE 3-201.
- DSMMOM397I '.EDFETABL' WAS IMBEDDED AT LINE 786 OF 'JWXGATR1'
- DSMMOM397I 'JWXGATR1' WAS IMBEDDED AT LINE 104 OF 'GMDMASEX'
- DSMBEG323I STARTING PASS 2 OF 3.
- DSMLBR529E 'KP' WOULD EXCEED MAXIMUM SIZE.
- DSMMOM395I 'JWXGATR1' LINE 302: .LB
- DSMMOM397I 'JWXGATR1' WAS IMBEDDED AT LINE 670 OF '.EDFIM'
- DSMMOM397I '.EDFIM' WAS IMBEDDED AT LINE 10 OF '.IM'
- DSMMOM397I '.IM' WAS IMBEDDED AT LINE 104 OF 'GMDMASEX'
- DSMTB2451W TABLE SPLIT ON PAGE 3-202.
- DSMMOM397I '.EDFETABL' WAS IMBEDDED AT LINE 786 OF 'JWXGATR1'
- DSMMOM397I 'JWXGATR1' WAS IMBEDDED AT LINE 104 OF 'GMDMASEX'
- DSMBEG323I STARTING PASS 3 OF 3.
- DSMLBR529E 'KP' WOULD EXCEED MAXIMUM SIZE.
- DSMMOM3951 'JWXGATR1' LINE 302: .LB
- DSMMOM397I 'JWXGATR1' WAS IMBEDDED AT LINE 670 OF '.EDFIM'
- DSMMOM397I '.EDFIM' WAS IMBEDDED AT LINE 10 OF '.IM'
- DSMMOM397I '.IM' WAS IMBEDDED AT LINE 104 OF 'GMDMASEX'
- DSMTB2451W TABLE SPLIT ON PAGE 3-202.
- DSMMOM397I '.EDFETABL' WAS IMBEDDED AT LINE 786 OF 'JWXGATR1'
- DSMMOM397I 'JWXGATR1' WAS IMBEDDED AT LINE 104 OF 'GMDMASEX'